{"id":"https://openalex.org/W2799908977","doi":"https://doi.org/10.1109/tcad.2018.2834434","title":"Effective Logic Synthesis for Threshold Logic Circuit Design","display_name":"Effective Logic Synthesis for Threshold Logic Circuit Design","publication_year":2018,"publication_date":"2018-05-08","ids":{"openalex":"https://openalex.org/W2799908977","doi":"https://doi.org/10.1109/tcad.2018.2834434","mag":"2799908977"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2834434","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2834434","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033657866","display_name":"Augusto Neutzling","orcid":"https://orcid.org/0000-0001-6695-4710"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Augusto Neutzling","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-6695-4710","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033958196","display_name":"Jody Maick Matos","orcid":"https://orcid.org/0000-0002-7533-6508"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jody Maick Matos","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-7533-6508","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of California at Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California at Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre Reis","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-9895-7489","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9873,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.74774477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"38","issue":"5","first_page":"926","last_page":"937"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.661222517490387},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6266238689422607},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6227981448173523},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5863417387008667},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5205950736999512},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5151728391647339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5142654776573181},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42357608675956726},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.32862117886543274},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.30741018056869507},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.257845938205719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.151594340801239},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11904796957969666}],"concepts":[{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.661222517490387},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6266238689422607},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6227981448173523},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5863417387008667},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5205950736999512},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5151728391647339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5142654776573181},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42357608675956726},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32862117886543274},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.30741018056869507},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.257845938205719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.151594340801239},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11904796957969666}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2834434","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2834434","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1598516385","https://openalex.org/W1609370892","https://openalex.org/W1662824729","https://openalex.org/W1905608265","https://openalex.org/W1969257177","https://openalex.org/W1977171228","https://openalex.org/W1991563000","https://openalex.org/W2003396577","https://openalex.org/W2003546312","https://openalex.org/W2025617772","https://openalex.org/W2028017029","https://openalex.org/W2035561773","https://openalex.org/W2043245762","https://openalex.org/W2043274724","https://openalex.org/W2046397491","https://openalex.org/W2053333775","https://openalex.org/W2071676684","https://openalex.org/W2080957175","https://openalex.org/W2100955320","https://openalex.org/W2105715355","https://openalex.org/W2111715689","https://openalex.org/W2117251208","https://openalex.org/W2147504239","https://openalex.org/W2155296713","https://openalex.org/W2162433640","https://openalex.org/W2242458479","https://openalex.org/W2296186870","https://openalex.org/W2307626824","https://openalex.org/W2342387592","https://openalex.org/W2345076121","https://openalex.org/W2560249189","https://openalex.org/W2738694315","https://openalex.org/W2763941216","https://openalex.org/W2769604575","https://openalex.org/W3144302451","https://openalex.org/W4237060324","https://openalex.org/W4239323126","https://openalex.org/W4249951793","https://openalex.org/W4250830750","https://openalex.org/W6661136662","https://openalex.org/W6741401969"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W659242671","https://openalex.org/W4387767018","https://openalex.org/W2098419840","https://openalex.org/W1551512938","https://openalex.org/W2152533674","https://openalex.org/W1828408332","https://openalex.org/W2991771859","https://openalex.org/W2356714888","https://openalex.org/W2006855068"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,64,70],"novel":[4],"and":[5,50,56,75,79],"effective":[6],"logic":[7,14,25,61,80],"synthesis":[8],"flow":[9,35],"able":[10],"to":[11,73,85],"identify":[12],"threshold":[13,51,60],"functions":[15],"during":[16],"the":[17,32,45,53,57,66,86],"technology":[18],"mapping":[19],"process.":[20],"It":[21],"provides":[22],"more":[23],"efficient":[24],"covering,":[26],"exploring":[27],"also":[28],"redundant":[29],"cuts.":[30],"Moreover,":[31],"proposed":[33],"design":[34],"takes":[36],"into":[37],"account":[38],"different":[39],"circuit":[40],"area":[41,78],"estimations,":[42],"such":[43],"as":[44],"sum":[46],"of":[47,59],"input":[48],"weights":[49],"values,":[52],"gate":[54],"fanin":[55],"number":[58],"gates.":[62],"As":[63],"result,":[65],"mapped":[67],"circuits":[68],"present":[69],"reduction":[71],"up":[72],"47%":[74],"67%":[76],"in":[77,83],"depth,":[81],"respectively,":[82],"comparison":[84],"most":[87],"recent":[88],"related":[89],"approaches.":[90]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}