{"id":"https://openalex.org/W2801260432","doi":"https://doi.org/10.1109/tcad.2018.2834424","title":"Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups","display_name":"Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups","publication_year":2018,"publication_date":"2018-05-08","ids":{"openalex":"https://openalex.org/W2801260432","doi":"https://doi.org/10.1109/tcad.2018.2834424","mag":"2801260432"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2834424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2834424","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101424523","display_name":"Derong Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Derong Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-8949-6919","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051340429","display_name":"Bei Yu","orcid":"https://orcid.org/0000-0001-6406-4810"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Bei Yu","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0001-6406-4810","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089389140","display_name":"Vinicius Livramento","orcid":"https://orcid.org/0000-0001-5167-6359"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Livramento","raw_affiliation_strings":["Automation and Systems Engineering Department, Federal University of Santa Catarina, Florian\u00f3polis, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-5167-6359","affiliations":[{"raw_affiliation_string":"Automation and Systems Engineering Department, Federal University of Santa Catarina, Florian\u00f3polis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100968137","display_name":"Salim Chowdhury","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104401","display_name":"Austin Independent School District","ror":"https://ror.org/01g9rp025","country_code":"US","type":"education","lineage":["https://openalex.org/I4210104401"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Salim Chowdhury","raw_affiliation_strings":["Independent Consultant in Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Independent Consultant in Austin, TX, USA","institution_ids":["https://openalex.org/I4210104401"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110183841","display_name":"Duo Ding","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Duo Ding","raw_affiliation_strings":["Microelectronics Group, Oracle Corpration, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Oracle Corpration, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064720873","display_name":"Huy T. Vo","orcid":"https://orcid.org/0000-0002-5963-6615"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Huy Vo","raw_affiliation_strings":["Microelectronics Group, Oracle Corpration, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Oracle Corpration, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102963360","display_name":"Akshay Sharma","orcid":"https://orcid.org/0000-0003-4896-8726"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Akshay Sharma","raw_affiliation_strings":["Microelectronics Group, Oracle Corpration, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Oracle Corpration, Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-5705-2501","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6547,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.70671857,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"38","issue":"6","first_page":"1147","last_page":"1160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6719205975532532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.646774411201477},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5666759610176086},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5655426979064941},{"id":"https://openalex.org/keywords/topology-optimization","display_name":"Topology optimization","score":0.4763255715370178},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.44192418456077576},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43208515644073486},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37483519315719604},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36554935574531555},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3464929163455963},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2033575475215912},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19379055500030518},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11634635925292969},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1003684401512146},{"id":"https://openalex.org/keywords/finite-element-method","display_name":"Finite element method","score":0.09547430276870728}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6719205975532532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.646774411201477},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5666759610176086},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5655426979064941},{"id":"https://openalex.org/C189216461","wikidata":"https://www.wikidata.org/wiki/Q2443456","display_name":"Topology optimization","level":3,"score":0.4763255715370178},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.44192418456077576},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43208515644073486},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37483519315719604},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36554935574531555},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3464929163455963},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2033575475215912},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19379055500030518},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11634635925292969},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1003684401512146},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.09547430276870728},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2834424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2834424","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1974190339","https://openalex.org/W2013245378","https://openalex.org/W2039267918","https://openalex.org/W2048967727","https://openalex.org/W2058646559","https://openalex.org/W2096423579","https://openalex.org/W2113837636","https://openalex.org/W2125831674","https://openalex.org/W2136532127","https://openalex.org/W2140055763","https://openalex.org/W2145642582","https://openalex.org/W2147708520","https://openalex.org/W2342679249","https://openalex.org/W2344800857","https://openalex.org/W2400313174","https://openalex.org/W2576595683","https://openalex.org/W3146547606","https://openalex.org/W4231530634","https://openalex.org/W4233613151","https://openalex.org/W4235008782","https://openalex.org/W4239762809","https://openalex.org/W4248230486","https://openalex.org/W4250708204","https://openalex.org/W4254131514","https://openalex.org/W6656030839","https://openalex.org/W6665108202","https://openalex.org/W6674680849","https://openalex.org/W6679784467","https://openalex.org/W6681251239"],"related_works":["https://openalex.org/W2046491619","https://openalex.org/W2389142552","https://openalex.org/W2239929624","https://openalex.org/W2883804989","https://openalex.org/W1974803732","https://openalex.org/W2008556190","https://openalex.org/W3203799340","https://openalex.org/W2785358337","https://openalex.org/W596237000","https://openalex.org/W1505087206"],"abstract_inverted_index":{"As":[0],"very":[1],"large":[2],"scale":[3],"integration":[4],"technology":[5],"scales":[6],"to":[7,120,129],"deep":[8],"submicron,":[9],"design":[10,108],"for":[11,32],"interconnections":[12],"becomes":[13],"increasingly":[14],"challenging.":[15],"The":[16],"traditional":[17],"bus":[18],"routing":[19,103],"follows":[20],"a":[21,57,79,99,111,124],"sequential":[22],"bit-by-bit":[23],"order,":[24],"and":[25,53,62,107],"few":[26],"works":[27],"explicitly":[28],"target":[29],"interbit":[30],"regularity":[31],"signal":[33],"groups":[34,77],"via":[35],"multilayer":[36],"topology":[37,51],"selection.":[38],"To":[39],"overcome":[40],"these":[41],"limitations,":[42],"we":[43],"present":[44],"Streak,":[45],"an":[46,72],"efficient":[47],"framework":[48],"that":[49],"combines":[50],"generation":[52],"wire":[54,105],"synthesis":[55],"with":[56,84],"global":[58],"view":[59],"of":[60,81,148],"optimization":[61],"constrained":[63],"metal":[64],"layer":[65,117],"track":[66],"resource":[67],"allocation.":[68],"In":[69],"the":[70,85,93,102,122,131,146,149],"framework,":[71],"identification":[73],"stage":[74,126],"decomposes":[75],"binding":[76],"into":[78],"set":[80],"representative":[82],"objects;":[83],"generated":[86],"backbones,":[87],"equivalent":[88],"topologies":[89],"are":[90],"accompanied":[91],"by":[92],"bits":[94,136],"in":[95,137],"every":[96],"object;":[97],"then":[98],"formulation":[100],"guides":[101],"considering":[104],"congestion":[106],"regularity.":[109],"Furthermore,":[110],"bottom-up":[112],"clustering":[113],"methodology":[114],"based":[115],"on":[116],"prediction":[118],"targets":[119],"enhance":[121],"routability;":[123],"post-refinement":[125],"is":[127],"developed":[128],"match":[130],"source-to-sink":[132],"distance":[133],"deviation":[134],"among":[135],"one":[138],"group.":[139],"Experimental":[140],"results":[141],"using":[142],"industrial":[143],"benchmarks":[144],"demonstrate":[145],"effectiveness":[147],"proposed":[150],"technique.":[151]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}