{"id":"https://openalex.org/W2802390177","doi":"https://doi.org/10.1109/tcad.2018.2834398","title":"Hardware-Assisted Cross-Generation Prediction of GPUs Under Design","display_name":"Hardware-Assisted Cross-Generation Prediction of GPUs Under Design","publication_year":2018,"publication_date":"2018-05-08","ids":{"openalex":"https://openalex.org/W2802390177","doi":"https://doi.org/10.1109/tcad.2018.2834398","mag":"2802390177"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2834398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2834398","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103074938","display_name":"Kenneth O\u2018Neal","orcid":"https://orcid.org/0000-0003-4140-4821"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth O'Neal","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California at Riverside, Riverside, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-4140-4821","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California at Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011244614","display_name":"Philip Brisk","orcid":"https://orcid.org/0000-0003-0083-9781"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip Brisk","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California at Riverside, Riverside, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0083-9781","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California at Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015095396","display_name":"Emily Shriver","orcid":"https://orcid.org/0009-0003-2135-6428"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emily Shriver","raw_affiliation_strings":["Strategic CAD Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007256099","display_name":"Michael Kishinevsky","orcid":"https://orcid.org/0000-0002-5593-9694"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Kishinevsky","raw_affiliation_strings":["Strategic CAD Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2306,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.48347258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"38","issue":"6","first_page":"1133","last_page":"1146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8283811807632446},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.6938521265983582},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5002429485321045},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4839080274105072},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4828108251094818},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4396930932998657},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.4239165484905243},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39161384105682373},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25152021646499634},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.179511159658432},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.168020099401474},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.15820282697677612}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8283811807632446},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.6938521265983582},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5002429485321045},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4839080274105072},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4828108251094818},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4396930932998657},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.4239165484905243},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39161384105682373},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25152021646499634},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.179511159658432},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.168020099401474},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.15820282697677612},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2018.2834398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2834398","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt36n9r2nd","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/36n9r2nd","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 38, iss 6","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[{"id":"https://openalex.org/G4318702767","display_name":"CCF: SHF: Small: Collaborative Research: Domain-specific Reconfigurable Processor for Time-Series Data Mining and Monitoring","funder_award_id":"1528181","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1480376833","https://openalex.org/W1680392829","https://openalex.org/W1979527452","https://openalex.org/W1986491730","https://openalex.org/W2033597569","https://openalex.org/W2038666141","https://openalex.org/W2040975718","https://openalex.org/W2058815839","https://openalex.org/W2063884320","https://openalex.org/W2070544163","https://openalex.org/W2075665712","https://openalex.org/W2078237010","https://openalex.org/W2103742924","https://openalex.org/W2112029501","https://openalex.org/W2122297544","https://openalex.org/W2122900653","https://openalex.org/W2132219981","https://openalex.org/W2135046866","https://openalex.org/W2142635246","https://openalex.org/W2150508372","https://openalex.org/W2157070686","https://openalex.org/W2170059648","https://openalex.org/W2215983828","https://openalex.org/W2239144794","https://openalex.org/W2254254903","https://openalex.org/W2317866228","https://openalex.org/W2333406110","https://openalex.org/W2401063723","https://openalex.org/W2541326062","https://openalex.org/W2625697499","https://openalex.org/W2696534605","https://openalex.org/W2911964244","https://openalex.org/W4244372507","https://openalex.org/W4252386822","https://openalex.org/W6637386731","https://openalex.org/W6668124466","https://openalex.org/W6691950125"],"related_works":["https://openalex.org/W4386869637","https://openalex.org/W2091793939","https://openalex.org/W2169880332","https://openalex.org/W2055881261","https://openalex.org/W2099305970","https://openalex.org/W4387251174","https://openalex.org/W3009555776","https://openalex.org/W2087838646","https://openalex.org/W2164091863","https://openalex.org/W2809170821"],"abstract_inverted_index":{"This":[0,37],"paper":[1],"introduces":[2],"a":[3],"predictive":[4],"modeling":[5],"framework":[6],"for":[7,44,108],"GPU":[8,71],"performance.":[9],"The":[10],"key":[11],"innovation":[12],"underlying":[13],"this":[14],"approach":[15],"is":[16,38],"that":[17],"performance":[18,33,67,124],"statistics":[19],"collected":[20],"from":[21,83,125],"representative":[22],"workloads":[23],"running":[24,88],"on":[25,123],"current":[26],"generation":[27,127],"GPUs":[28],"can":[29],"effectively":[30],"predict":[31],"the":[32,45,103,120,129],"of":[34,58,102],"next-generation":[35,46],"GPUs.":[36],"useful":[39],"when":[40],"simulators":[41],"are":[42,51],"available":[43],"device,":[47],"but":[48],"simulation":[49],"times":[50,94],"exorbitant,":[52],"rendering":[53],"early":[54],"design":[55],"space":[56],"exploration":[57],"microarchitectural":[59,117],"parameters":[60],"and":[61],"other":[62],"features":[63,106],"infeasible.":[64],"When":[65],"predicting":[66],"across":[68],"three":[69],"Intel":[70],"generations":[72],"(Haswell,":[73],"Broadwell,":[74],"Skylake),":[75],"our":[76],"models":[77,110],"achieved":[78],"impressively":[79],"low":[80],"out-of-sample-errors":[81],"ranging":[82],"7.45%":[84],"to":[85,91,115,128],"8.91%,":[86],"while":[87],"29":[89],"481":[90],"44":[92],"214":[93],"faster":[95],"than":[96],"cycle-accurate":[97],"simulations.":[98],"A":[99],"detailed":[100],"ranking":[101],"most":[104],"impactful":[105],"selected":[107],"these":[109],"provides":[111],"an":[112],"insight":[113],"as":[114],"which":[116],"subsystems":[118],"have":[119],"greatest":[121],"impact":[122],"one":[126],"next.":[130]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}