{"id":"https://openalex.org/W2791312014","doi":"https://doi.org/10.1109/tcad.2018.2818709","title":"Efficiently Mapping VLSI Circuits With Simple Cells","display_name":"Efficiently Mapping VLSI Circuits With Simple Cells","publication_year":2018,"publication_date":"2018-03-23","ids":{"openalex":"https://openalex.org/W2791312014","doi":"https://doi.org/10.1109/tcad.2018.2818709","mag":"2791312014"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2818709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2818709","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033958196","display_name":"Jody Maick Matos","orcid":"https://orcid.org/0000-0002-7533-6508"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jody Maick Matos","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-7533-6508","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055631615","display_name":"Jordi Carrabina","orcid":"https://orcid.org/0000-0002-9540-8759"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Carrabina","raw_affiliation_strings":["CEPHIS Group, Universitat Aut\u00f2noma de Barcelona, Bellaterra, Spain"],"raw_orcid":"https://orcid.org/0000-0002-9540-8759","affiliations":[{"raw_affiliation_string":"CEPHIS Group, Universitat Aut\u00f2noma de Barcelona, Bellaterra, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre Reis","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6313,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69129872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"38","issue":"4","first_page":"692","last_page":"704"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.788910984992981},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.750531792640686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5705362558364868},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.546516478061676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15938755869865417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14997848868370056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13897177577018738}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.788910984992981},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.750531792640686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5705362558364868},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.546516478061676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15938755869865417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14997848868370056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13897177577018738},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2818709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2818709","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7416886587","display_name":null,"funder_award_id":"312086/2016-4","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"}],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W3381706","https://openalex.org/W295892697","https://openalex.org/W649475307","https://openalex.org/W1488372642","https://openalex.org/W1598437162","https://openalex.org/W1974982221","https://openalex.org/W1986409182","https://openalex.org/W1996055445","https://openalex.org/W2004113442","https://openalex.org/W2004181701","https://openalex.org/W2007701500","https://openalex.org/W2019403947","https://openalex.org/W2020907687","https://openalex.org/W2033992552","https://openalex.org/W2040537281","https://openalex.org/W2040894443","https://openalex.org/W2054095206","https://openalex.org/W2067277009","https://openalex.org/W2075778001","https://openalex.org/W2076719376","https://openalex.org/W2087107264","https://openalex.org/W2091525988","https://openalex.org/W2092625136","https://openalex.org/W2100465945","https://openalex.org/W2114301751","https://openalex.org/W2119935308","https://openalex.org/W2129042422","https://openalex.org/W2129501340","https://openalex.org/W2136435918","https://openalex.org/W2142637184","https://openalex.org/W2155308386","https://openalex.org/W2159497348","https://openalex.org/W2161380844","https://openalex.org/W2161454431","https://openalex.org/W2163156820","https://openalex.org/W2164012847","https://openalex.org/W2165643425","https://openalex.org/W2168159483","https://openalex.org/W2168271575","https://openalex.org/W2272163155","https://openalex.org/W2406038381","https://openalex.org/W2427843410","https://openalex.org/W2585143021","https://openalex.org/W2610995959","https://openalex.org/W2617185248","https://openalex.org/W3144234790","https://openalex.org/W4230160894","https://openalex.org/W4240775341","https://openalex.org/W6600137709","https://openalex.org/W6610589289","https://openalex.org/W6635712951","https://openalex.org/W6669629026"],"related_works":["https://openalex.org/W2230691193","https://openalex.org/W4248389398","https://openalex.org/W18977309","https://openalex.org/W2247596074","https://openalex.org/W4238075012","https://openalex.org/W2368259199","https://openalex.org/W4236512364","https://openalex.org/W4252688335","https://openalex.org/W2020915215","https://openalex.org/W1578016017"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"main":[4],"contributions":[5],"toward":[6],"efficient":[7,63],"very":[8],"large":[9],"scale":[10],"integration":[11],"circuits":[12,25,80],"mapped":[13,26],"with":[14,28,81,92,128],"simple":[15,29,87],"cells:":[16],"1)":[17,106],"a":[18,82],"complete":[19],"synthesis":[20],"flow":[21],"to":[22,42,51,117,136,151],"provide":[23],"good-quality":[24],"only":[27],"cells;":[30],"and":[31,74,89,113,130,148,156],"2)":[32,114],"an":[33],"area-oriented,":[34],"level-aware":[35],"buffering":[36,97],"algorithm":[37,50,98],"based":[38,121],"on":[39,54,122],"inverter":[40,68,119],"trees":[41],"fix":[43],"cell":[44],"fanout":[45,103],"violations.":[46],"An":[47],"effective":[48],"pattern-based":[49],"identify":[52],"XORs/XNORs":[53],"and-inverter":[55],"graphs":[56],"is":[57],"also":[58],"presented.":[59],"We":[60],"show":[61],"that":[62],"implementations":[64],"in":[65],"terms":[66],"of":[67,85,110,142],"count,":[69,71],"transistor":[70],"area,":[72,145],"power,":[73],"delay":[75,149],"can":[76,99],"be":[77],"generated":[78],"from":[79],"reduced":[83],"number":[84,109,141],"both":[86],"cells":[88,116],"inverters,":[90,143],"combined":[91],"XOR/XNOR-based":[93],"optimizations.":[94],"The":[95],"proposed":[96],"handle":[100],"all":[101],"unfeasible":[102],"occurrences,":[104],"while:":[105],"optimizing":[107],"the":[108,118,139],"added":[111],"inverters":[112],"assigning":[115],"tree":[120],"their":[123],"level":[124],"criticality.":[125],"When":[126],"comparing":[127],"academic":[129],"commercial":[131],"approaches,":[132],"we":[133],"are":[134],"able":[135],"simultaneously":[137],"reduce":[138],"average":[140],"transistors,":[144],"power":[146],"dissipation,":[147],"up":[150],"48%,":[152],"4%,":[153],"8%,":[154],"14%,":[155],"16%,":[157],"respectively.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}