{"id":"https://openalex.org/W2790182603","doi":"https://doi.org/10.1109/tcad.2018.2818707","title":"A Full-Chip ESD Protection Circuit Simulation and Fast Dynamic Checking Method Using SPICE and ESD Behavior Models","display_name":"A Full-Chip ESD Protection Circuit Simulation and Fast Dynamic Checking Method Using SPICE and ESD Behavior Models","publication_year":2018,"publication_date":"2018-03-23","ids":{"openalex":"https://openalex.org/W2790182603","doi":"https://doi.org/10.1109/tcad.2018.2818707","mag":"2790182603"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2818707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2818707","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100636503","display_name":"Feilong Zhang","orcid":"https://orcid.org/0000-0002-7014-9447"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Feilong Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-7014-9447","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082765562","display_name":"Chenkun Wang","orcid":"https://orcid.org/0000-0001-8271-4039"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenkun Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-8271-4039","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101786246","display_name":"Fei Lu","orcid":"https://orcid.org/0000-0002-4928-2171"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fei Lu","raw_affiliation_strings":["Headquarter, Marvell Technology, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-4928-2171","affiliations":[{"raw_affiliation_string":"Headquarter, Marvell Technology, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101720994","display_name":"Qi Chen","orcid":"https://orcid.org/0000-0003-4820-6430"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qi Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-4820-6430","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100354225","display_name":"Cheng Li","orcid":"https://orcid.org/0000-0001-6110-8099"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033281565","display_name":"X. Shawn Wang","orcid":"https://orcid.org/0000-0001-5650-6236"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"X. Shawn Wang","raw_affiliation_strings":["Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5650-6236","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084537001","display_name":"Daguang Li","orcid":"https://orcid.org/0000-0001-7615-6106"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daguang Li","raw_affiliation_strings":["Headquarter, TrustChip Technology, Inc., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Headquarter, TrustChip Technology, Inc., Beijing, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034208427","display_name":"Albert Wang","orcid":"https://orcid.org/0000-0002-0581-5765"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Albert Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-0581-5765","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4403,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.82456071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"38","issue":"3","first_page":"489","last_page":"498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8766558170318604},{"id":"https://openalex.org/keywords/electrostatic-discharge","display_name":"Electrostatic discharge","score":0.8203589916229248},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6544287800788879},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5720831751823425},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5277296304702759},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5203980207443237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4903004467487335},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4468751549720764},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.4171038269996643},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.387604296207428},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2991563677787781},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2887030243873596},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1951916515827179}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8766558170318604},{"id":"https://openalex.org/C205483674","wikidata":"https://www.wikidata.org/wiki/Q3574961","display_name":"Electrostatic discharge","level":3,"score":0.8203589916229248},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6544287800788879},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5720831751823425},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5277296304702759},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5203980207443237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4903004467487335},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4468751549720764},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.4171038269996643},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.387604296207428},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2991563677787781},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2887030243873596},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1951916515827179}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2818707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2818707","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W161704741","https://openalex.org/W1573085979","https://openalex.org/W1594849970","https://openalex.org/W1600764198","https://openalex.org/W1900266253","https://openalex.org/W1917541073","https://openalex.org/W2008474701","https://openalex.org/W2028583218","https://openalex.org/W2034890206","https://openalex.org/W2043597092","https://openalex.org/W2063980579","https://openalex.org/W2067352832","https://openalex.org/W2072643573","https://openalex.org/W2094271081","https://openalex.org/W2096804643","https://openalex.org/W2100155655","https://openalex.org/W2100286024","https://openalex.org/W2102386650","https://openalex.org/W2119714772","https://openalex.org/W2121699134","https://openalex.org/W2122614792","https://openalex.org/W2125187255","https://openalex.org/W2138835605","https://openalex.org/W2159380561","https://openalex.org/W2319078437","https://openalex.org/W2516660057","https://openalex.org/W2538830844","https://openalex.org/W2565121823","https://openalex.org/W2743887011","https://openalex.org/W2752736886","https://openalex.org/W2764249358","https://openalex.org/W3142837447","https://openalex.org/W4239662273","https://openalex.org/W6606426771","https://openalex.org/W6634315154","https://openalex.org/W6636189844","https://openalex.org/W6668793561"],"related_works":["https://openalex.org/W2029074961","https://openalex.org/W2257740830","https://openalex.org/W2908026729","https://openalex.org/W1629312120","https://openalex.org/W2134827725","https://openalex.org/W2922342296","https://openalex.org/W2907493518","https://openalex.org/W2011560271","https://openalex.org/W2074497518","https://openalex.org/W1972185800"],"abstract_inverted_index":{"Full-chip":[0],"electrostatic":[1],"discharge":[2],"(ESD)":[3],"protection":[4,39,62,76,117],"circuit":[5,63,77,95],"design":[6,40],"verification":[7,59],"is":[8,80,98],"needed":[9],"for":[10],"complex":[11,107],"ICs":[12,83,105,113],"at":[13,65],"advanced":[14],"technology":[15,99],"nodes":[16],"despite":[17],"being":[18],"largely":[19],"impractical":[20],"due":[21],"to":[22],"the":[23],"limitation":[24],"of":[25,60],"ESD":[26,38,49,61,70,75,94,116],"device":[27,50],"models":[28,52],"and":[29,42,48,57,85,112],"CAD":[30],"tools.":[31],"This":[32,92],"paper":[33],"reports":[34],"a":[35,88],"new":[36,74],"circuit-level":[37],"simulation":[41,78,96],"dynamic":[43,58],"checking":[44],"method":[45,79,97],"using":[46,82,114],"SPICE":[47],"behavior":[51],"which":[53,101],"allows":[54],"comprehensive,":[55],"quantitative,":[56],"designs":[64],"chip":[66],"level-based":[67],"entirely":[68],"on":[69],"discharging":[71],"functions.":[72],"The":[73],"validated":[81],"designed":[84],"fabricated":[86],"in":[87],"28":[89],"nm":[90],"CMOS.":[91],"ESD-function-based":[93],"independent,":[100],"can":[102],"handle":[103],"various":[104],"including":[106],"multiple":[108],"power":[109],"domain":[110],"circuits":[111],"nontraditional":[115],"structures.":[118]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}