{"id":"https://openalex.org/W2789587764","doi":"https://doi.org/10.1109/tcad.2018.2808453","title":"TSV Repair Architecture for Clustered Faults","display_name":"TSV Repair Architecture for Clustered Faults","publication_year":2018,"publication_date":"2018-02-21","ids":{"openalex":"https://openalex.org/W2789587764","doi":"https://doi.org/10.1109/tcad.2018.2808453","mag":"2789587764"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2808453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2808453","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080721285","display_name":"Jaewon Jang","orcid":"https://orcid.org/0000-0003-1908-0015"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaewon Jang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069055460","display_name":"Minho Cheong","orcid":"https://orcid.org/0000-0003-3319-6647"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minho Cheong","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-3319-6647","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7093-2095","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.8838,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74680426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"38","issue":"1","first_page":"190","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.6861361265182495},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.6117501258850098},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5651827454566956},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5622004270553589},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4789469838142395},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.4563196301460266},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4393012225627899},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4341225028038025},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39206814765930176},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3902754485607147},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3540264368057251},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3460821211338043},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.29983407258987427},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2932315468788147},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16180920600891113},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.11915674805641174},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0471818745136261}],"concepts":[{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.6861361265182495},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.6117501258850098},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5651827454566956},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5622004270553589},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4789469838142395},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.4563196301460266},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4393012225627899},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4341225028038025},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39206814765930176},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3902754485607147},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3540264368057251},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3460821211338043},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.29983407258987427},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2932315468788147},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16180920600891113},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.11915674805641174},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0471818745136261},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2808453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2808453","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7650393872","display_name":null,"funder_award_id":"10052875","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2061587924","https://openalex.org/W2062899780","https://openalex.org/W2107304970","https://openalex.org/W2124414146","https://openalex.org/W2151755625","https://openalex.org/W2158323053","https://openalex.org/W2397543037","https://openalex.org/W3140078554","https://openalex.org/W4253117434","https://openalex.org/W4255435342"],"related_works":["https://openalex.org/W2785913568","https://openalex.org/W2534942874","https://openalex.org/W2096702712","https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W3215142653","https://openalex.org/W2333804548","https://openalex.org/W2376702355","https://openalex.org/W1487051936"],"abstract_inverted_index":{"The":[0,86],"poor":[1],"quality":[2],"of":[3,17,33,52,84],"the":[4,15,18,21,30,42,59,81,102],"die":[5],"stacking":[6],"process":[7,19],"for":[8,64,93],"3-D":[9],"integrated":[10],"circuits":[11],"can":[12],"result":[13],"in":[14,20,24],"failure":[16],"through-silicon-vias":[22],"(TSVs)":[23],"dense":[25],"regions.":[26],"Previous":[27],"works":[28],"use":[29],"same":[31],"number":[32,51,83],"redundant":[34,53],"TSVs":[35],"and":[36,48,79,96],"architectures":[37],"that":[38,74],"do":[39],"not":[40],"consider":[41],"TSV":[43,60],"density.":[44],"A":[45],"repair":[46,67,91,104],"architecture":[47,78],"an":[49,65,77],"appropriate":[50],"TSVs,":[54],"which":[55],"are":[56,62,99],"chosen":[57],"considering":[58],"density,":[61],"required":[63,82],"improved":[66],"rate.":[68],"This":[69],"paper":[70],"proposes":[71],"a":[72,89],"method":[73,87],"demonstrates":[75],"such":[76],"calculates":[80],"TSVs.":[85],"has":[88],"high":[90],"rate":[92],"clustered":[94],"faults,":[95],"wire-length":[97],"problems":[98],"solved":[100],"using":[101],"shift-based":[103],"method.":[105]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}