{"id":"https://openalex.org/W2789360002","doi":"https://doi.org/10.1109/tcad.2018.2808240","title":"Error Estimation and Error Reduction With Input-Vector Profiling for Timing Speculation in Digital Circuits","display_name":"Error Estimation and Error Reduction With Input-Vector Profiling for Timing Speculation in Digital Circuits","publication_year":2018,"publication_date":"2018-02-21","ids":{"openalex":"https://openalex.org/W2789360002","doi":"https://doi.org/10.1109/tcad.2018.2808240","mag":"2789360002"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2808240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2808240","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100454332","display_name":"Xiaowen Wang","orcid":"https://orcid.org/0000-0001-5038-5322"},"institutions":[{"id":"https://openalex.org/I200719446","display_name":"Vanderbilt University","ror":"https://ror.org/02vm5rt34","country_code":"US","type":"education","lineage":["https://openalex.org/I200719446"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaowen Wang","raw_affiliation_strings":["Security and Fault Tolerance Research Group, Vanderbilt University, Nashville, TN, USA"],"raw_orcid":"https://orcid.org/0000-0001-5038-5322","affiliations":[{"raw_affiliation_string":"Security and Fault Tolerance Research Group, Vanderbilt University, Nashville, TN, USA","institution_ids":["https://openalex.org/I200719446"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106128999","display_name":"William H. Robinson","orcid":"https://orcid.org/0000-0001-9291-689X"},"institutions":[{"id":"https://openalex.org/I200719446","display_name":"Vanderbilt University","ror":"https://ror.org/02vm5rt34","country_code":"US","type":"education","lineage":["https://openalex.org/I200719446"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William H. Robinson","raw_affiliation_strings":["Security and Fault Tolerance Research Group, Vanderbilt University, Nashville, TN, USA"],"raw_orcid":"https://orcid.org/0000-0001-9291-689X","affiliations":[{"raw_affiliation_string":"Security and Fault Tolerance Research Group, Vanderbilt University, Nashville, TN, USA","institution_ids":["https://openalex.org/I200719446"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I200719446"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.53669215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":97},"biblio":{"volume":"38","issue":"2","first_page":"385","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7390050888061523},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5777403712272644},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5643699765205383},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5622406005859375},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4844098687171936},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.48122620582580566},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.44174686074256897},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4194498658180237},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4141214191913605},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39461758732795715},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38427650928497314},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.366635799407959},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31010037660598755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12474045157432556}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7390050888061523},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5777403712272644},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5643699765205383},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5622406005859375},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4844098687171936},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.48122620582580566},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.44174686074256897},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4194498658180237},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4141214191913605},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39461758732795715},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38427650928497314},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.366635799407959},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31010037660598755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12474045157432556},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2018.2808240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2808240","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:ir.vanderbilt.edu:1803/11478","is_oa":false,"landing_page_url":"http://hdl.handle.net/1803/11478","pdf_url":null,"source":{"id":"https://openalex.org/S4306401794","display_name":"Discover Archive (Vanderbilt University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200719446","host_organization_name":"Vanderbilt University","host_organization_lineage":["https://openalex.org/I200719446"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"dissertation"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1582019256","https://openalex.org/W1792392580","https://openalex.org/W1966733028","https://openalex.org/W1967709031","https://openalex.org/W1982515552","https://openalex.org/W1998525920","https://openalex.org/W2023765806","https://openalex.org/W2026464523","https://openalex.org/W2030224590","https://openalex.org/W2032681711","https://openalex.org/W2042526156","https://openalex.org/W2043318181","https://openalex.org/W2061609000","https://openalex.org/W2065914929","https://openalex.org/W2073989151","https://openalex.org/W2076602574","https://openalex.org/W2078866603","https://openalex.org/W2079170559","https://openalex.org/W2080267935","https://openalex.org/W2082568343","https://openalex.org/W2102587899","https://openalex.org/W2102749890","https://openalex.org/W2104677471","https://openalex.org/W2104896848","https://openalex.org/W2107743196","https://openalex.org/W2109233612","https://openalex.org/W2119422129","https://openalex.org/W2121166159","https://openalex.org/W2122589586","https://openalex.org/W2125169487","https://openalex.org/W2134778828","https://openalex.org/W2145107930","https://openalex.org/W2150283124","https://openalex.org/W2150829878","https://openalex.org/W2156667996","https://openalex.org/W2163421219","https://openalex.org/W2165190641","https://openalex.org/W2169281837","https://openalex.org/W2171577385","https://openalex.org/W2178304595","https://openalex.org/W2234633824","https://openalex.org/W2515550828","https://openalex.org/W2543907405","https://openalex.org/W3144939025","https://openalex.org/W4236432903","https://openalex.org/W6676385592"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2059530328","https://openalex.org/W3207169898","https://openalex.org/W2951650892","https://openalex.org/W2331259470","https://openalex.org/W1596716095","https://openalex.org/W4247775847","https://openalex.org/W1498721867"],"abstract_inverted_index":{"Timing":[0],"analysis":[1],"and":[2,82,102,121],"timing":[3,17,29,64,80],"closure":[4],"are":[5,19],"critical":[6],"steps":[7],"in":[8,91],"digital":[9],"circuit":[10,33],"design.":[11,93],"To":[12],"ensure":[13],"an":[14,72,104],"error-free":[15,105],"design,":[16],"constraints":[18],"usually":[20],"set-based":[21],"upon":[22],"the":[23,42,50,76,92],"longest":[24,51],"path":[25,48],"delay":[26,52],"from":[27],"static":[28],"analysis.":[30],"However,":[31],"a":[32],"could":[34],"have":[35],"dramatically":[36],"different":[37],"internal":[38],"activity":[39],"because":[40],"of":[41,44,79],"variation":[43],"input":[45,59],"workload.":[46],"The":[47,111],"with":[49],"may":[53],"not":[54],"be":[55,126],"active":[56],"for":[57,66,98,128],"certain":[58,88],"workloads,":[60],"which":[61,124],"would":[62],"enable":[63],"speculation":[65],"increased":[67],"performance.":[68],"This":[69],"paper":[70],"describes":[71],"approach":[73],"to":[74,109],"identify":[75],"greatest":[77],"contributors":[78],"errors":[81,85],"mitigate":[83],"those":[84],"by":[86],"replacing":[87],"standard":[89],"cells":[90],"We":[94],"evaluated":[95],"our":[96],"mitigation":[97],"several":[99],"benchmark":[100],"designs":[101],"demonstrated":[103],"performance":[106],"gain":[107],"up":[108],"37%.":[110],"entire":[112],"design":[113,118],"flow":[114],"uses":[115],"Synopsys":[116],"electronic":[117],"automation":[119],"tools":[120],"customized":[122],"scripts,":[123],"can":[125],"adapted":[127],"other":[129],"designs.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}