{"id":"https://openalex.org/W2791461773","doi":"https://doi.org/10.1109/tcad.2018.2808229","title":"Logic Synthesis for Interpolant Circuit Compaction","display_name":"Logic Synthesis for Interpolant Circuit Compaction","publication_year":2018,"publication_date":"2018-02-21","ids":{"openalex":"https://openalex.org/W2791461773","doi":"https://doi.org/10.1109/tcad.2018.2808229","mag":"2791461773"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2808229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2808229","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075485175","display_name":"Gianpiero Cabodi","orcid":"https://orcid.org/0000-0001-5839-8697"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Cabodi","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5839-8697","affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082103190","display_name":"P. Camurati","orcid":"https://orcid.org/0000-0002-2476-2160"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. E. Camurati","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-2476-2160","affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004060820","display_name":"Marco Palena","orcid":"https://orcid.org/0000-0003-0605-9014"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Palena","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0605-9014","affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016873722","display_name":"Paolo Pasini","orcid":"https://orcid.org/0000-0001-6233-0994"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Pasini","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6233-0994","affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029739943","display_name":"Danilo Vendraminetto","orcid":"https://orcid.org/0000-0002-5321-6513"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Vendraminetto","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5321-6513","affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.4612,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59401865,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"38","issue":"2","first_page":"380","last_page":"384"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9879000186920166,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compaction","display_name":"Compaction","score":0.5797910094261169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47320884466171265},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3167140483856201},{"id":"https://openalex.org/keywords/composite-material","display_name":"Composite material","score":0.13055291771888733}],"concepts":[{"id":"https://openalex.org/C196715460","wikidata":"https://www.wikidata.org/wiki/Q1414356","display_name":"Compaction","level":2,"score":0.5797910094261169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47320884466171265},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3167140483856201},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.13055291771888733}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2808229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2808229","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W580809705","https://openalex.org/W1497571013","https://openalex.org/W1510368738","https://openalex.org/W1542109900","https://openalex.org/W1555875814","https://openalex.org/W1566041312","https://openalex.org/W1805082449","https://openalex.org/W2027979159","https://openalex.org/W2041614984","https://openalex.org/W2046656028","https://openalex.org/W2069560114","https://openalex.org/W2090103321","https://openalex.org/W2094204687","https://openalex.org/W2098667711","https://openalex.org/W2100465945","https://openalex.org/W2114633883","https://openalex.org/W2122614187","https://openalex.org/W2123710050","https://openalex.org/W2141358253","https://openalex.org/W2159658760","https://openalex.org/W2400350570","https://openalex.org/W3140816671","https://openalex.org/W3150270915","https://openalex.org/W3152140073","https://openalex.org/W4237318380","https://openalex.org/W4245389968","https://openalex.org/W4247202839","https://openalex.org/W6616761956","https://openalex.org/W6629660608","https://openalex.org/W6630511988","https://openalex.org/W6633453164","https://openalex.org/W6667772415","https://openalex.org/W6712868223","https://openalex.org/W6731069726"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W3013719031","https://openalex.org/W3140187064","https://openalex.org/W2028550458","https://openalex.org/W2378755530","https://openalex.org/W585895904","https://openalex.org/W2004528270","https://openalex.org/W2485606874","https://openalex.org/W2087846525","https://openalex.org/W3043655019"],"abstract_inverted_index":{"We":[0],"address":[1,68],"the":[2,6,39,82,97,100],"problem":[3],"of":[4,8,26,56,85,99,106],"reducing":[5,38],"size":[7],"Craig's":[9,16],"interpolants":[10,17,108],"used":[11],"in":[12,87],"SAT-based":[13],"model":[14,112],"checking.":[15],"are":[18],"AND-OR":[19],"circuits,":[20],"generated":[21],"by":[22,37,43],"post-processing":[23],"refutation":[24],"proofs":[25],"SAT":[27],"solvers.":[28],"Being":[29],"highly":[30],"redundant,":[31],"their":[32],"compaction":[33],"is":[34],"typically":[35],"tackled":[36],"proof":[40],"graph":[41],"and/or":[42],"exploiting":[44],"standard":[45],"logic":[46,58,64],"synthesis":[47,59,65],"techniques.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"propose":[53],"a":[54,104],"set":[55,105],"ad-hoc":[57],"functions":[60],"that,":[61],"revisiting":[62],"known":[63],"approaches,":[66],"specifically":[67],"speed":[69],"and":[70,74],"scalability.":[71],"Though":[72],"general":[73],"not":[75],"restricted":[76],"to":[77],"interpolants,":[78],"these":[79],"techniques":[80],"target":[81],"main":[83],"sources":[84],"redundancy":[86],"combinational":[88],"circuits.":[89],"This":[90],"paper":[91],"includes":[92],"an":[93],"experimental":[94],"evaluation,":[95],"showing":[96],"benefits":[98],"proposed":[101],"techniques,":[102],"on":[103],"benchmark":[107],"arising":[109],"from":[110],"hardware":[111],"checking":[113],"problems.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}