{"id":"https://openalex.org/W2793637056","doi":"https://doi.org/10.1109/tcad.2018.2801222","title":"Automatic Application-Specific Calibration to Enable Dynamic Voltage Scaling in FPGAs","display_name":"Automatic Application-Specific Calibration to Enable Dynamic Voltage Scaling in FPGAs","publication_year":2018,"publication_date":"2018-02-02","ids":{"openalex":"https://openalex.org/W2793637056","doi":"https://doi.org/10.1109/tcad.2018.2801222","mag":"2793637056"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2801222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2801222","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100743340","display_name":"Ibrahim Ahmed","orcid":"https://orcid.org/0000-0003-2696-3086"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ibrahim Ahmed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0003-2696-3086","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103107245","display_name":"Shuze Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shuze Zhao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0001-6990-046X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024463160","display_name":"Olivier Trescases","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Olivier Trescases","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-7416-1320","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100743340"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.6544,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.70375617,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"37","issue":"12","first_page":"3095","last_page":"3108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8125980496406555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7920440435409546},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.6029176115989685},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.526390552520752},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48953065276145935},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4778449237346649},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4596518874168396},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4331636130809784},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4157492220401764},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08406969904899597},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07990202307701111}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8125980496406555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7920440435409546},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.6029176115989685},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.526390552520752},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48953065276145935},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4778449237346649},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4596518874168396},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4331636130809784},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4157492220401764},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08406969904899597},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07990202307701111},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2801222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2801222","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320310942","display_name":"Ontario Centres of Excellence","ror":"https://ror.org/01t8nk565"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1978124838","https://openalex.org/W2005602803","https://openalex.org/W2019750535","https://openalex.org/W2030765577","https://openalex.org/W2036004762","https://openalex.org/W2037887034","https://openalex.org/W2038318386","https://openalex.org/W2040588226","https://openalex.org/W2045704975","https://openalex.org/W2068424960","https://openalex.org/W2072249022","https://openalex.org/W2079706534","https://openalex.org/W2098762322","https://openalex.org/W2102755988","https://openalex.org/W2104677471","https://openalex.org/W2106203961","https://openalex.org/W2111122459","https://openalex.org/W2113645429","https://openalex.org/W2120428171","https://openalex.org/W2129267471","https://openalex.org/W2142982703","https://openalex.org/W2143974498","https://openalex.org/W2150107614","https://openalex.org/W2153552399","https://openalex.org/W2158101706","https://openalex.org/W2167040116","https://openalex.org/W2170735577","https://openalex.org/W2397888180","https://openalex.org/W2525415380","https://openalex.org/W2610319614","https://openalex.org/W2614946199","https://openalex.org/W4234199418","https://openalex.org/W4234877306","https://openalex.org/W4236432903","https://openalex.org/W4247086119","https://openalex.org/W6670518604","https://openalex.org/W6675787411","https://openalex.org/W6679301951"],"related_works":["https://openalex.org/W2065192738","https://openalex.org/W3157726097","https://openalex.org/W3095609119","https://openalex.org/W3094426418","https://openalex.org/W2373066471","https://openalex.org/W1508811950","https://openalex.org/W4366380722","https://openalex.org/W2380210889","https://openalex.org/W2379107344","https://openalex.org/W2350474477"],"abstract_inverted_index":{"Dynamic":[0],"voltage":[1],"scaling":[2],"(DVS)":[3],"is":[4,50,104,115],"one":[5],"of":[6,19,61,91,135,184,192],"the":[7,17,27,32,36,54,87,113,136,145,160,169,186],"most":[8],"effective":[9],"ways":[10],"to":[11,52,79,106,117,138,149,159,167],"reduce":[12],"integrated":[13],"circuit":[14],"power.":[15],"However,":[16],"programmability":[18],"field":[20],"programmable":[21],"gate":[22],"arrays":[23],"(FPGAs)":[24],"means":[25],"that":[26,49,76,92,131,179],"critical":[28],"paths":[29],"depend":[30],"on":[31,94,207],"application":[33,63,93,114,140],"configured":[34],"into":[35],"FPGA":[37,66,137,150],"and":[38,163,197],"this":[39],"makes":[40,144],"DVS":[41,47,199],"more":[42],"difficult.":[43],"We":[44,125],"propose":[45],"a":[46,81,95,133,181,190,202],"technique":[48,200],"able":[51],"determine":[53],"minimum":[55],"safe":[56,119],"V":[57,108],"<sub":[58,109],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[59,110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[60,111],"any":[62,139,155],"for":[64,174],"each":[65,69],"chip.":[67],"For":[68],"application,":[70],"we":[71],"create":[72],"multiple":[73],"calibration":[74,82,146,187],"bit-streams":[75,196],"are":[77],"used":[78,105],"generate":[80],"table":[83],"(CT),":[84],"which":[85],"stores":[86],"actual":[88],"failing":[89],"points":[90],"specific":[96],"FPGA,":[97],"under":[98],"various":[99],"operating":[100],"conditions.":[101],"This":[102],"CT":[103],"scale":[107],"while":[112],"running":[116],"guarantee":[118],"operation":[120],"with":[121],"minimal":[122],"power":[123,205],"consumption.":[124],"develop":[126],"an":[127],"automated":[128],"tool":[129],"(FRoC)":[130],"ensures":[132],"fast-robust-calibration":[134],"using":[141],"it.":[142],"FRoC":[143],"process":[147,188],"invisible":[148],"users,":[151],"does":[152],"not":[153],"add":[154],"extra":[156,170],"manual":[157],"steps":[158],"design":[161],"process,":[162],"uses":[164],"novel":[165],"algorithms":[166],"minimize":[168],"flash":[171],"storage":[172],"requirements":[173],"calibration.":[175],"Our":[176],"results":[177],"show":[178],"across":[180],"large":[182,209],"suite":[183],"benchmarks":[185],"requires":[189],"geomean":[191],"less":[193],"than":[194],"four":[195],"our":[198],"achieves":[201],"33%":[203],"total":[204],"reduction":[206],"two":[208],"applications.":[210]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}