{"id":"https://openalex.org/W2782512394","doi":"https://doi.org/10.1109/tcad.2018.2789779","title":"Circuit and Methodology for Testing Small Delay Faults in the Clock Network","display_name":"Circuit and Methodology for Testing Small Delay Faults in the Clock Network","publication_year":2018,"publication_date":"2018-01-04","ids":{"openalex":"https://openalex.org/W2782512394","doi":"https://doi.org/10.1109/tcad.2018.2789779","mag":"2782512394"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2018.2789779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2789779","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080011819","display_name":"Shao-Fu Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Fu Yang","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022081685","display_name":"Zhiyuan Wen","orcid":"https://orcid.org/0000-0001-5644-5023"},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zhi-Yuan Wen","raw_affiliation_strings":["Multimedia Development Group, MediaTek Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia Development Group, MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064587514","display_name":"Kun-Han Tsai","orcid":"https://orcid.org/0000-0001-8919-8663"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kun-Han Tsai","raw_affiliation_strings":["Design-to-Silicon Department, Mentor, A Siemens Business, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design-to-Silicon Department, Mentor, A Siemens Business, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020407423","display_name":"Wu-Tung Cheng","orcid":"https://orcid.org/0000-0001-6327-2394"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wu-Tung Cheng","raw_affiliation_strings":["Design-to-Silicon Department, Mentor, A Siemens Business, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design-to-Silicon Department, Mentor, A Siemens Business, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6141,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.83521007,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"37","issue":"10","first_page":"2087","last_page":"2097"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7506364583969116},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7393832802772522},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7125809192657471},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6268844604492188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6019893884658813},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5902889370918274},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.56584632396698},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.47172942757606506},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4359606206417084},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.4186897277832031},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4175992012023926},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4095224142074585},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3707200586795807},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3144768178462982},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24012652039527893},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07893940806388855},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06818309426307678}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7506364583969116},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7393832802772522},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7125809192657471},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6268844604492188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6019893884658813},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5902889370918274},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.56584632396698},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.47172942757606506},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4359606206417084},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.4186897277832031},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4175992012023926},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4095224142074585},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3707200586795807},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3144768178462982},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24012652039527893},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07893940806388855},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06818309426307678},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2018.2789779","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2018.2789779","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3217625974","display_name":null,"funder_award_id":"MOST-105-2221-E-007-120-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1486900065","https://openalex.org/W1985664729","https://openalex.org/W1987638749","https://openalex.org/W1988707365","https://openalex.org/W1992238982","https://openalex.org/W2001560636","https://openalex.org/W2010460697","https://openalex.org/W2033330932","https://openalex.org/W2050832669","https://openalex.org/W2078267331","https://openalex.org/W2091911110","https://openalex.org/W2092575805","https://openalex.org/W2097745015","https://openalex.org/W2105966675","https://openalex.org/W2130338034","https://openalex.org/W2131428184","https://openalex.org/W2131875329","https://openalex.org/W2132934175","https://openalex.org/W2133276614","https://openalex.org/W2135488595","https://openalex.org/W2143436921","https://openalex.org/W2154517054","https://openalex.org/W2160826613","https://openalex.org/W2173972090","https://openalex.org/W6629143380","https://openalex.org/W6646883958","https://openalex.org/W6647505608","https://openalex.org/W6653243347","https://openalex.org/W6658532017","https://openalex.org/W6663449125","https://openalex.org/W6673353980","https://openalex.org/W6676290167","https://openalex.org/W6679401744","https://openalex.org/W6679754167"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2127892766","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2384600254"],"abstract_inverted_index":{"A":[0],"clock":[1,26,61,77,86],"network":[2,28,62],"is":[3,121],"not":[4,71],"only":[5,97],"difficult":[6],"to":[7,12,31,40,57],"design,":[8],"but":[9,79],"also":[10],"challenging":[11],"test.":[13,46],"For":[14],"high-performance":[15],"designs":[16],"with":[17,109],"a":[18,25,52,60,83,125],"rigorous":[19],"clock-skew":[20],"requirement,":[21],"small":[22,65,129],"defects":[23,112],"in":[24,34,113],"tree":[27],"could":[29],"lead":[30],"unexpected":[32],"failures":[33],"the":[35,44,76,93,114,118],"field":[36],"and":[37],"thus":[38],"need":[39],"be":[41,90],"identified":[42],"during":[43],"manufacturing":[45],"In":[47],"this":[48],"paper,":[49],"we":[50],"present":[51],"novel":[53],"flush":[54],"test":[55,85],"procedure":[56],"determine":[58],"if":[59],"has":[63],"any":[64,73],"delay":[66,126],"faults.":[67],"This":[68],"method":[69,120],"does":[70,81],"require":[72,82],"change":[74],"of":[75,102,123],"network,":[78],"it":[80],"\u201cspecial":[84],"signal,\u201d":[87],"which":[88],"can":[89],"generated":[91],"on":[92,105],"chip":[94],"by":[95],"using":[96],"standard":[98],"cells.":[99],"Experimental":[100],"results":[101],"transistor-level":[103],"simulation":[104],"benchmark":[106],"circuits":[107],"injected":[108],"resistive":[110],"open":[111],"layout":[115],"show":[116],"that":[117],"proposed":[119],"capable":[122],"detecting":[124],"fault":[127],"as":[128,130],"52.8":[131],"ps.":[132]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}