{"id":"https://openalex.org/W2750945255","doi":"https://doi.org/10.1109/tcad.2017.2750064","title":"Logic Synthesis for RRAM-Based In-Memory Computing","display_name":"Logic Synthesis for RRAM-Based In-Memory Computing","publication_year":2017,"publication_date":"2017-09-07","ids":{"openalex":"https://openalex.org/W2750945255","doi":"https://doi.org/10.1109/tcad.2017.2750064","mag":"2750945255"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2017.2750064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2750064","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/259303","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069467241","display_name":"Saeideh Shirinzadeh","orcid":"https://orcid.org/0000-0002-8824-1428"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Saeideh Shirinzadeh","raw_affiliation_strings":["Department of Mathematics and Computer Science, University of Bremen, Bremen, Germany"],"raw_orcid":"https://orcid.org/0000-0002-8824-1428","affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084007478","display_name":"Mathias Soeken","orcid":"https://orcid.org/0000-0002-0229-8766"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mathias Soeken","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-0229-8766","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":"https://orcid.org/0000-0003-3634-3999","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Department of Mathematics and Computer Science, University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.3793,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":{"value":0.93024934,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"37","issue":"7","first_page":"1422","last_page":"1435"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7728825807571411},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7153760194778442},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6611218452453613},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.5364494919776917},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5348310470581055},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.472929984331131},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4728776812553406},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4721009135246277},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4610639214515686},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4468996524810791},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44262662529945374},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.43920138478279114},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.42643147706985474},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4262133836746216},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42613548040390015},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.415760338306427},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41255950927734375},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23174545168876648},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.1976047158241272},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11011764407157898},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1019933819770813},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09786352515220642},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09140202403068542},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0792546272277832}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7728825807571411},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7153760194778442},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6611218452453613},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.5364494919776917},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5348310470581055},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.472929984331131},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4728776812553406},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4721009135246277},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4610639214515686},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4468996524810791},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44262662529945374},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.43920138478279114},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.42643147706985474},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4262133836746216},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42613548040390015},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.415760338306427},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41255950927734375},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23174545168876648},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.1976047158241272},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11011764407157898},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1019933819770813},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09786352515220642},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09140202403068542},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0792546272277832},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2017.2750064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2750064","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:259303","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/259303","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:259303","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/259303","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"research article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.6800000071525574}],"awards":[{"id":"https://openalex.org/G8761213343","display_name":null,"funder_award_id":"2016016","funder_id":"https://openalex.org/F4320320950","funder_display_name":"United States-Israel Binational Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320320950","display_name":"United States-Israel Binational Science Foundation","ror":"https://ror.org/00j8z2m73"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W34381828","https://openalex.org/W1776822698","https://openalex.org/W1987737036","https://openalex.org/W2004449536","https://openalex.org/W2004823737","https://openalex.org/W2025674646","https://openalex.org/W2027895023","https://openalex.org/W2030834420","https://openalex.org/W2032481385","https://openalex.org/W2043260784","https://openalex.org/W2049598822","https://openalex.org/W2066280488","https://openalex.org/W2074865640","https://openalex.org/W2081729575","https://openalex.org/W2086867508","https://openalex.org/W2106343578","https://openalex.org/W2113105904","https://openalex.org/W2126105956","https://openalex.org/W2140132043","https://openalex.org/W2140975144","https://openalex.org/W2141071915","https://openalex.org/W2141472133","https://openalex.org/W2156299553","https://openalex.org/W2162651880","https://openalex.org/W2242065935","https://openalex.org/W2242154360","https://openalex.org/W2268392721","https://openalex.org/W2286699138","https://openalex.org/W2345622364","https://openalex.org/W2407339173","https://openalex.org/W2409932422","https://openalex.org/W2431884816","https://openalex.org/W2546945562","https://openalex.org/W6658558904","https://openalex.org/W6704402733","https://openalex.org/W6717777007"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W3176428941","https://openalex.org/W3089883684","https://openalex.org/W4232634182","https://openalex.org/W4301187613","https://openalex.org/W2923038022","https://openalex.org/W3008646524","https://openalex.org/W4385624997","https://openalex.org/W2593506445","https://openalex.org/W257150968"],"abstract_inverted_index":{"Design":[0],"of":[1,24,63,94,109],"nonvolatile":[2],"in-memory":[3,26],"computing":[4,27,53],"devices":[5,96],"has":[6],"attracted":[7],"high":[8],"attention":[9],"to":[10,50,91],"resistive":[11,25],"random":[12],"access":[13],"memories":[14],"(RRAMs).":[15],"We":[16],"present":[17],"a":[18,55,69],"comprehensive":[19],"approach":[20,48,121],"for":[21,41,59,83,114],"the":[22,36,60,64,92,110,115,128],"synthesis":[23,120],"circuits":[28],"using":[29],"binary":[30],"decision":[31],"diagrams,":[32],"and-inverter":[33],"graphs,":[34],"and":[35,44,86,97,101,135],"recently":[37],"proposed":[38,47],"majority-inverter":[39],"graphs":[40],"logic":[42,61,81],"representation":[43],"manipulation.":[45],"The":[46],"allows":[49],"perform":[51],"parallel":[52],"on":[54],"multirow":[56],"crossbar":[57],"architecture":[58],"representations":[62],"given":[65],"Boolean":[66],"functions":[67],"throughout":[68],"level-by-level":[70],"implementation":[71],"methodology.":[72],"It":[73],"also":[74],"provides":[75],"alternative":[76],"implementations":[77,116],"utilizing":[78],"two":[79],"different":[80],"operations":[82],"each":[84],"representation,":[85],"optimizes":[87],"them":[88],"with":[89,127],"respect":[90],"number":[93],"RRAM":[95],"operations,":[98],"addressing":[99],"area,":[100],"delay,":[102],"respectively.":[103],"Experiments":[104],"show":[105],"that":[106],"upper":[107],"bounds":[108],"aforementioned":[111],"cost":[112],"metrics":[113],"obtained":[117],"by":[118],"our":[119],"are":[122],"considerably":[123],"improved":[124],"in":[125,132],"comparison":[126],"corresponding":[129],"existing":[130],"methods":[131],"both":[133],"area":[134],"especially":[136],"latency.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":14},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}