{"id":"https://openalex.org/W2751111909","doi":"https://doi.org/10.1109/tcad.2017.2748025","title":"MrDP: Multiple-Row Detailed Placement of Heterogeneous-Sized Cells for Advanced Nodes","display_name":"MrDP: Multiple-Row Detailed Placement of Heterogeneous-Sized Cells for Advanced Nodes","publication_year":2017,"publication_date":"2017-08-31","ids":{"openalex":"https://openalex.org/W2751111909","doi":"https://doi.org/10.1109/tcad.2017.2748025","mag":"2751111909"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2017.2748025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2748025","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-0977-2774","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051340429","display_name":"Bei Yu","orcid":"https://orcid.org/0000-0001-6406-4810"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Bei Yu","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0001-6406-4810","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078415010","display_name":"Xiaoqing Xu","orcid":"https://orcid.org/0000-0002-5314-7669"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoqing Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-5314-7669","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044285298","display_name":"Jhih-Rong Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jhih-Rong Gao","raw_affiliation_strings":["Cadence Design Systems Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Natarajan Viswanathan","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Natarajan Viswanathan","raw_affiliation_strings":["Cadence Design Systems Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100429106","display_name":"Wenhao Liu","orcid":"https://orcid.org/0000-0001-9757-1077"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wen-Hao Liu","raw_affiliation_strings":["Cadence Design Systems Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100448048","display_name":"Zhuo Li","orcid":"https://orcid.org/0000-0003-4554-6018"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhuo Li","raw_affiliation_strings":["Cadence Design Systems Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113656006","display_name":"Charles J. Alpert","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles J. Alpert","raw_affiliation_strings":["Cadence Design Systems Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-5705-2501","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5000933188"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":3.0683,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.92092215,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"37","issue":"6","first_page":"1237","last_page":"1250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6338043212890625},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5977897047996521},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5942160487174988},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5529298782348633},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5317888259887695},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5066016912460327},{"id":"https://openalex.org/keywords/smoothing","display_name":"Smoothing","score":0.4884420931339264},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42310625314712524},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3261938691139221},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2631109952926636},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21382299065589905},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.20892539620399475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6338043212890625},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5977897047996521},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5942160487174988},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5529298782348633},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5317888259887695},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5066016912460327},{"id":"https://openalex.org/C3770464","wikidata":"https://www.wikidata.org/wiki/Q775963","display_name":"Smoothing","level":2,"score":0.4884420931339264},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42310625314712524},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3261938691139221},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2631109952926636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21382299065589905},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.20892539620399475},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2017.2748025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2748025","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G1615216999","display_name":null,"funder_award_id":"CCF-1218906","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5652757108","display_name":null,"funder_award_id":"CCF-1718570","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":59,"referenced_works":["https://openalex.org/W1654189297","https://openalex.org/W1967661769","https://openalex.org/W1986026297","https://openalex.org/W1990485341","https://openalex.org/W1995233983","https://openalex.org/W2003145440","https://openalex.org/W2010747748","https://openalex.org/W2013433346","https://openalex.org/W2014070364","https://openalex.org/W2014631148","https://openalex.org/W2016074831","https://openalex.org/W2017219575","https://openalex.org/W2034194269","https://openalex.org/W2039556638","https://openalex.org/W2051728103","https://openalex.org/W2054507614","https://openalex.org/W2070853264","https://openalex.org/W2075321943","https://openalex.org/W2081206460","https://openalex.org/W2081873260","https://openalex.org/W2095117703","https://openalex.org/W2110436374","https://openalex.org/W2114136290","https://openalex.org/W2116319078","https://openalex.org/W2120970098","https://openalex.org/W2129115040","https://openalex.org/W2132693178","https://openalex.org/W2153101534","https://openalex.org/W2161455936","https://openalex.org/W2169862988","https://openalex.org/W2172061077","https://openalex.org/W2342916071","https://openalex.org/W2345887424","https://openalex.org/W2407716185","https://openalex.org/W2535234615","https://openalex.org/W2568918782","https://openalex.org/W2588595212","https://openalex.org/W2589450675","https://openalex.org/W2614941374","https://openalex.org/W2625242388","https://openalex.org/W2744044393","https://openalex.org/W2744221952","https://openalex.org/W3100108623","https://openalex.org/W4213060235","https://openalex.org/W4232866183","https://openalex.org/W4234143391","https://openalex.org/W4234740743","https://openalex.org/W4236269389","https://openalex.org/W4238204060","https://openalex.org/W4242440486","https://openalex.org/W4244551607","https://openalex.org/W4246598764","https://openalex.org/W4247460399","https://openalex.org/W4251366091","https://openalex.org/W4251430640","https://openalex.org/W6663838521","https://openalex.org/W6676848282","https://openalex.org/W6676886990","https://openalex.org/W6733776290"],"related_works":["https://openalex.org/W2503825388","https://openalex.org/W2542137666","https://openalex.org/W2345938231","https://openalex.org/W2120985183","https://openalex.org/W2171793444","https://openalex.org/W4308390421","https://openalex.org/W2024392966","https://openalex.org/W2167755864","https://openalex.org/W3021210272","https://openalex.org/W2976181145"],"abstract_inverted_index":{"As":[0],"very":[1],"large-scale":[2],"integration":[3],"technology":[4],"shrinks":[5],"to":[6,15,54,72,87,149,209],"fewer":[7],"tracks":[8],"per":[9],"standard":[10,136],"cell,":[11],"e.g.,":[12],"from":[13],"10":[14],"7.5-track":[16],"libraries":[17],"(and":[18],"lesser":[19],"for":[20,42,113,177,200,214,240],"7":[21],"nm),":[22],"there":[23],"has":[24],"been":[25],"a":[26,74,110,172,184,195,205],"rapid":[27],"increase":[28],"in":[29,227],"the":[30,46,83,132,190,222,235],"usage":[31,47],"of":[32,48,104,106,122,134,144,183,192,224],"multiple-row":[33,107,124,212],"cells":[34,59,125,137],"like":[35],"two-":[36],"and":[37,95,129,159,204,216,230],"three-row":[38],"flip-flops,":[39],"buffers,":[40],"etc.,":[41],"design":[43,64,84,89,116],"closure.":[44],"Additionally,":[45],"multibit":[49],"flip-flops":[50],"or":[51],"flop":[52],"trays":[53],"save":[55],"power":[56],"creates":[57],"large":[58],"that":[60,153,188],"further":[61],"complicate":[62],"critical":[63,115],"tasks,":[65],"such":[66,91],"as":[67,92],"placement.":[68,166],"Detailed":[69],"placement":[70,128,203,213],"happens":[71],"be":[73],"key":[75],"optimization":[76],"transform,":[77],"which":[78],"is":[79,147],"repeatedly":[80],"invoked":[81],"during":[82,126,164],"closure":[85,117],"flow":[86],"improve":[88],"parameters,":[90],"wirelength,":[93],"timing,":[94],"local":[96],"wiring":[97],"congestion.":[98],"Advanced":[99],"node":[100],"designs,":[101],"with":[102,234,242],"hundreds":[103],"thousands":[105],"cells,":[108,194],"require":[109],"paradigm":[111],"change":[112],"this":[114,168],"transform.":[118],"The":[119],"traditional":[120],"approach":[121,181,199],"fixing":[123],"detailed":[127,165,175,238],"only":[130],"optimizing":[131],"locations":[133,163],"single-row":[135,160],"can":[138,154],"no":[139],"longer":[140],"obtain":[141],"appreciable":[142],"quality":[143],"results.":[145],"It":[146],"imperative":[148],"have":[150],"new":[151,173],"techniques":[152,226],"simultaneously":[155],"optimize":[156],"both":[157],"multiple-":[158],"height":[161],"cell":[162],"In":[167],"paper,":[169],"we":[170],"propose":[171],"density-aware":[174],"placer":[176],"heterogeneous-sized":[178,193,243],"netlists.":[179],"Our":[180],"consists":[182],"chain":[185],"move":[186],"scheme":[187],"generalizes":[189],"movement":[191],"nested":[196],"dynamic":[197],"programming-based":[198],"ordered":[201,211],"double-row":[202],"network":[206],"flow-based":[207],"formulation":[208],"solve":[210],"wirelength":[215,228],"density":[217,231],"optimization.":[218],"Experimental":[219],"results":[220],"demonstrate":[221],"effectiveness":[223],"these":[225],"minimization":[229],"smoothing":[232],"compared":[233],"most":[236],"recent":[237],"placers":[239],"designs":[241],"cells.":[244]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}