{"id":"https://openalex.org/W2713385151","doi":"https://doi.org/10.1109/tcad.2017.2717786","title":"How Preserving Circuit Design Hierarchy During FPGA Packing Leads to Better Performance","display_name":"How Preserving Circuit Design Hierarchy During FPGA Packing Leads to Better Performance","publication_year":2017,"publication_date":"2017-06-20","ids":{"openalex":"https://openalex.org/W2713385151","doi":"https://doi.org/10.1109/tcad.2017.2717786","mag":"2713385151"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2017.2717786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2717786","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084942402","display_name":"Dries Vercruyce","orcid":"https://orcid.org/0000-0003-3163-9432"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dries Vercruyce","raw_affiliation_strings":["Ghent University, Ghent, Belgium"],"raw_orcid":"https://orcid.org/0000-0003-3163-9432","affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073897749","display_name":"Elias Vansteenkiste","orcid":null},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Elias Vansteenkiste","raw_affiliation_strings":["Ghent University, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2801227569"],"apc_list":null,"apc_paid":null,"fwci":0.704,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.72069282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"37","issue":"3","first_page":"629","last_page":"642"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7941984534263611},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7388589978218079},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5744656324386597},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5394855737686157},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5194180011749268},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5049450993537903},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.5027956962585449},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4623929262161255},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4501129388809204},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4371635317802429},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43288591504096985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3452305197715759}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7941984534263611},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7388589978218079},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5744656324386597},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5394855737686157},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5194180011749268},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5049450993537903},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5027956962585449},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4623929262161255},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4501129388809204},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4371635317802429},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43288591504096985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3452305197715759},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2017.2717786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2717786","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:archive.ugent.be:8558609","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-8558609","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 1937-4151","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6000000238418579,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2975329994","display_name":null,"funder_award_id":"671653","funder_id":"https://openalex.org/F4320337669","funder_display_name":"H2020 European Institute of Innovation and Technology"}],"funders":[{"id":"https://openalex.org/F4320321730","display_name":"Fonds Wetenschappelijk Onderzoek","ror":"https://ror.org/03qtxy027"},{"id":"https://openalex.org/F4320337669","display_name":"H2020 European Institute of Innovation and Technology","ror":"https://ror.org/036dxts37"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1522095270","https://openalex.org/W1963908543","https://openalex.org/W1966460368","https://openalex.org/W1967624322","https://openalex.org/W1970296212","https://openalex.org/W1981831650","https://openalex.org/W2004015744","https://openalex.org/W2005602803","https://openalex.org/W2021149030","https://openalex.org/W2023428606","https://openalex.org/W2023462222","https://openalex.org/W2029031086","https://openalex.org/W2033549713","https://openalex.org/W2055251702","https://openalex.org/W2078174680","https://openalex.org/W2095431940","https://openalex.org/W2101356024","https://openalex.org/W2109769138","https://openalex.org/W2111756578","https://openalex.org/W2124537194","https://openalex.org/W2137454730","https://openalex.org/W2151614223","https://openalex.org/W2163599210","https://openalex.org/W2273847317","https://openalex.org/W2526365886","https://openalex.org/W3141147179","https://openalex.org/W4241249008","https://openalex.org/W6631218827"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4312814274","https://openalex.org/W4285370786","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"Generating":[0],"a":[1,4,11,16,19,28,53,63,107,115,140,159,171,194],"configuration":[2,25],"for":[3],"field-programmable":[5],"gate":[6],"array":[7],"(FPGA)":[8],"starting":[9],"from":[10],"high":[12,29,48],"level":[13],"description":[14],"of":[15,89,109,117,182,201,207],"design":[17,100],"is":[18,209],"time":[20],"consuming":[21],"task.":[22],"The":[23,123,162,204],"resulting":[24],"should":[26],"have":[27],"quality":[30,71,200],"so":[31],"that":[32,68],"the":[33,78,87,99,149,165,180,199,202],"FPGA":[34,213],"resources":[35],"are":[36,168],"used":[37,80],"in":[38,83,106,111,119,148,164,211],"an":[39],"efficient":[40],"way":[41],"while":[42,197],"being":[43],"able":[44],"to":[45,77,97,128,132,177],"run":[46],"at":[47],"clock":[49],"frequencies":[50],"and":[51,72,91,114],"having":[52],"low":[54],"power":[55],"consumption.":[56],"In":[57,186],"this":[58],"paper,":[59],"we":[60],"present":[61],"MultiPart,":[62],"new":[64],"hierarchical":[65],"packing":[66,93,137],"algorithm":[67],"obtains":[69],"better":[70],"faster":[73,136],"runtimes":[74,138],"when":[75],"compared":[76],"frequently":[79],"AAPack":[81],"packer":[82],"VPR.":[84],"MultiPart":[85,154,176,188,208],"combines":[86],"benefits":[88],"partitioning-based":[90,124],"seed-based":[92,172],"approaches.":[94],"It":[95],"tries":[96],"preserve":[98],"hierarchy":[101],"during":[102],"packing.":[103],"This":[104,174],"results":[105],"gain":[108,116,147],"32%":[110],"total":[112,150],"wirelength":[113],"10%":[118],"critical":[120],"path":[121],"delay.":[122],"methodology":[125],"allows":[126,175],"us":[127],"exploit":[129],"multithreading,":[130],"leading":[131],"$9.3":[133],"{\\times":[134],"}$":[135],"on":[139,158,216],"CPU":[141],"with":[142,170,179,193],"10":[143],"cores.":[144],"We":[145],"also":[146],"routing":[151],"runtime":[152,196],"because":[153],"reduces":[155],"congestion":[156],"problems":[157],"higher":[160],"level.":[161],"subcircuits":[163],"partitioned":[166],"circuit":[167],"clustered":[169],"packer.":[173],"deal":[178],"constraints":[181],"complex":[183],"heterogeneous":[184,190],"architectures.":[185],"short,":[187],"targets":[189],"commercial":[191],"FPGAs":[192],"lower":[195],"increasing":[198],"configuration.":[203],"source":[205],"code":[206],"available":[210],"our":[212],"CAD":[214],"framework":[215],"Github.":[217]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}