{"id":"https://openalex.org/W2613376733","doi":"https://doi.org/10.1109/tcad.2017.2702632","title":"Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning","display_name":"Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning","publication_year":2017,"publication_date":"2017-05-12","ids":{"openalex":"https://openalex.org/W2613376733","doi":"https://doi.org/10.1109/tcad.2017.2702632","mag":"2613376733"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2017.2702632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2702632","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1705.04995","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070194930","display_name":"Grace Li Zhang","orcid":"https://orcid.org/0000-0002-8289-9288"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Grace Li Zhang","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451231","display_name":"Bing Li","orcid":"https://orcid.org/0000-0001-9752-7201"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bing Li","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0001-9752-7201","affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103062895","display_name":"Jinglan Liu","orcid":"https://orcid.org/0000-0001-5761-8598"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinglan Liu","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109072378","display_name":"Yiyu Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiyu Shi","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0003-4431-7619","affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.6961,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.96268657,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"37","issue":"2","first_page":"392","last_page":"405"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.636993944644928},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4782901406288147},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4711134731769562},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.45597565174102783},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44958001375198364},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.41347670555114746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3390696048736572},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3323787450790405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29460030794143677},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17771345376968384}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.636993944644928},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4782901406288147},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4711134731769562},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.45597565174102783},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44958001375198364},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.41347670555114746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3390696048736572},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3323787450790405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29460030794143677},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17771345376968384},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2017.2702632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2702632","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:1705.04995","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1705.04995","pdf_url":"https://arxiv.org/pdf/1705.04995","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1705.04995","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1705.04995","pdf_url":"https://arxiv.org/pdf/1705.04995","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W331180034","https://openalex.org/W404102259","https://openalex.org/W1495736056","https://openalex.org/W1514437667","https://openalex.org/W1558331362","https://openalex.org/W1960736674","https://openalex.org/W1965612527","https://openalex.org/W1967709031","https://openalex.org/W1974261039","https://openalex.org/W1977325223","https://openalex.org/W1994652005","https://openalex.org/W2008422546","https://openalex.org/W2011778848","https://openalex.org/W2049039038","https://openalex.org/W2073770015","https://openalex.org/W2083415215","https://openalex.org/W2093625674","https://openalex.org/W2101945524","https://openalex.org/W2104677471","https://openalex.org/W2111971510","https://openalex.org/W2141425839","https://openalex.org/W2142587000","https://openalex.org/W2149864516","https://openalex.org/W2151356034","https://openalex.org/W2153209196","https://openalex.org/W2154665706","https://openalex.org/W2159006760","https://openalex.org/W2163262735","https://openalex.org/W2173972090","https://openalex.org/W2174801549","https://openalex.org/W2393607575","https://openalex.org/W2397038956","https://openalex.org/W2752885492","https://openalex.org/W3092521657","https://openalex.org/W3098883113","https://openalex.org/W3144609902","https://openalex.org/W3147703296","https://openalex.org/W3150466398","https://openalex.org/W4234491053","https://openalex.org/W4236432903","https://openalex.org/W4243059613","https://openalex.org/W4255469943","https://openalex.org/W6633599133","https://openalex.org/W6682236896"],"related_works":["https://openalex.org/W2097227107","https://openalex.org/W2366025885","https://openalex.org/W4233342643","https://openalex.org/W3125011624","https://openalex.org/W1508631387","https://openalex.org/W2370917603","https://openalex.org/W2952760143","https://openalex.org/W2017776670","https://openalex.org/W2347897961","https://openalex.org/W2007889530"],"abstract_inverted_index":{"At":[0],"submicrometer":[1],"manufacturing":[2,73],"technology":[3],"nodes,":[4],"process":[5,39,105],"variations":[6,40],"affect":[7],"circuit":[8],"performance":[9,139],"significantly.":[10],"To":[11,58],"counter":[12,101],"these":[13,31],"variations,":[14],"engineers":[15],"are":[16,34],"reserving":[17],"more":[18,141],"timing":[19,56,66,81,110],"margin":[20,67],"to":[21,25,45,77,100,150,153,162,212],"maintain":[22],"yield,":[23],"leading":[24],"an":[26],"unaffordable":[27],"overdesign.":[28],"Most":[29],"of":[30,104,205,219],"margins,":[32],"however,":[33],"wasted":[35],"after":[36,72],"manufacturing,":[37],"because":[38],"cause":[41],"only":[42,215],"some":[43],"chips":[44,51,71,108,136],"be":[46,91,113,120],"really":[47],"slow,":[48],"while":[49],"other":[50],"can":[52,63,90,112,118,200],"easily":[53],"meet":[54,80],"given":[55],"specifications.":[57,82],"reduce":[59],"this":[60,84,144],"pessimism,":[61],"we":[62,146],"reserve":[64],"less":[65],"and":[68,115,181,190,210],"tune":[69],"failed":[70],"with":[74,93,109,137,167,176,187,214],"clock":[75,86,133,168],"buffers":[76,157,221],"make":[78],"them":[79],"With":[83],"post-silicon":[85,155],"tuning,":[87],"critical":[88],"paths":[89,95],"balanced":[92],"neighboring":[94],"in":[96,126],"each":[97],"chip":[98],"specifically":[99],"the":[102,116,159,164,173,183,197,224],"effect":[103],"variations.":[106],"Consequently,":[107],"failures":[111],"rescued":[114],"yield":[117],"thus":[119],"improved.":[121],"This":[122,170],"is":[123],"specially":[124],"useful":[125],"high-performance":[127],"designs,":[128],"e.g.,":[129],"high-end":[130],"CPUs,":[131],"where":[132,152],"binning":[134],"makes":[135],"higher":[138],"much":[140],"profitable.":[142],"In":[143],"paper,":[145],"propose":[147],"a":[148,177,202,216],"method":[149,171,199],"determine":[151],"insert":[154],"tuning":[156,188,220],"during":[158],"design":[160],"phase":[161],"improve":[163],"overall":[165],"profit":[166,203],"binning.":[169],"learns":[172],"buffer":[174,184,191],"locations":[175],"Sobol":[178],"sequence":[179],"iteratively":[180],"reduces":[182],"ranges":[185],"afterward":[186],"concentration":[189],"grouping.":[192],"Experimental":[193],"results":[194],"demonstrate":[195],"that":[196],"proposed":[198],"achieve":[201],"improvement":[204],"about":[206],"14%":[207],"on":[208],"average":[209],"up":[211],"26%,":[213],"small":[217],"number":[218],"inserted":[222],"into":[223],"circuit.":[225]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":4}],"updated_date":"2026-07-03T08:13:44.112507","created_date":"2017-05-19T00:00:00"}