{"id":"https://openalex.org/W2603623014","doi":"https://doi.org/10.1109/tcad.2017.2685598","title":"Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing","display_name":"Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing","publication_year":2017,"publication_date":"2017-03-22","ids":{"openalex":"https://openalex.org/W2603623014","doi":"https://doi.org/10.1109/tcad.2017.2685598","mag":"2603623014"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2017.2685598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2685598","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020643571","display_name":"Mark Po-Hung Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Mark Po-Hung Lin","raw_affiliation_strings":["Department of Electrical Engineering and Advanced Institute of Manufacturing with High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electrical Engineering and Advanced Institute of Manufacturing with High-tech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-2292-2308","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Advanced Institute of Manufacturing with High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Advanced Institute of Manufacturing with High-tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015268246","display_name":"Vincent Wei-Hao Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Vincent Wei-Hao Hsiao","raw_affiliation_strings":["Department of Electrical Engineering and Advanced Institute of Manufacturing with High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electrical Engineering and Advanced Institute of Manufacturing with High-tech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Advanced Institute of Manufacturing with High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Advanced Institute of Manufacturing with High-tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102024131","display_name":"Chun-Yu Lin","orcid":"https://orcid.org/0000-0002-8885-7521"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yu Lin","raw_affiliation_strings":["Department of Electrical Engineering and Advanced Institute of Manufacturing with High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electrical Engineering and Advanced Institute of Manufacturing with High-tech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Advanced Institute of Manufacturing with High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Advanced Institute of Manufacturing with High-tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037534363","display_name":"Nai-Chen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Nai-Chen Chen","raw_affiliation_strings":["Department of Electrical Engineering and Advanced Institute of Manufacturing with High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electrical Engineering and Advanced Institute of Manufacturing with High-tech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Advanced Institute of Manufacturing with High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Advanced Institute of Manufacturing with High-tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020643571"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":1.05,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.74724949,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"36","issue":"8","first_page":"1274","last_page":"1286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8716870546340942},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7563393115997314},{"id":"https://openalex.org/keywords/decoupling-capacitor","display_name":"Decoupling capacitor","score":0.7319220900535583},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6498562097549438},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5574526786804199},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5087297558784485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49032190442085266},{"id":"https://openalex.org/keywords/centroid","display_name":"Centroid","score":0.4507191777229309},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36053478717803955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3039952516555786},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2996360957622528},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06011009216308594}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8716870546340942},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7563393115997314},{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.7319220900535583},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6498562097549438},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5574526786804199},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5087297558784485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49032190442085266},{"id":"https://openalex.org/C146599234","wikidata":"https://www.wikidata.org/wiki/Q511093","display_name":"Centroid","level":2,"score":0.4507191777229309},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36053478717803955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3039952516555786},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2996360957622528},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06011009216308594},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2017.2685598","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2685598","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G2964806375","display_name":null,"funder_award_id":"102-2221-E-194-065-MY2","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G3440460426","display_name":null,"funder_award_id":"104-2628-E-194-001-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"},{"id":"https://openalex.org/F4320324663","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2009453974","https://openalex.org/W2040154714","https://openalex.org/W2062158912","https://openalex.org/W2079274291","https://openalex.org/W2084128131","https://openalex.org/W2090340765","https://openalex.org/W2103937095","https://openalex.org/W2110389631","https://openalex.org/W2112958118","https://openalex.org/W2127348879","https://openalex.org/W2157680838","https://openalex.org/W2163883796","https://openalex.org/W2343400064","https://openalex.org/W2347135674","https://openalex.org/W2402126413","https://openalex.org/W2546553452","https://openalex.org/W3023540311","https://openalex.org/W4231501498","https://openalex.org/W4237113177","https://openalex.org/W4237435002","https://openalex.org/W4246219036","https://openalex.org/W6676999254"],"related_works":["https://openalex.org/W2972236120","https://openalex.org/W2730834029","https://openalex.org/W2537334175","https://openalex.org/W2279919950","https://openalex.org/W2978339071","https://openalex.org/W2379426046","https://openalex.org/W2309615645","https://openalex.org/W2539780577","https://openalex.org/W2782955844","https://openalex.org/W1514118804"],"abstract_inverted_index":{"Capacitor":[0],"sizing":[1,103,121],"is":[2,54,135,141],"a":[3],"crucial":[4],"step":[5],"when":[6],"designing":[7],"charge-scaling":[8,52],"digital-to-analog":[9],"converters":[10],"(DACs).":[11],"Larger":[12],"capacitor":[13,71,92,120,127],"size":[14,47,72],"can":[15,151],"achieve":[16,152],"better":[17],"circuit":[18,75,139],"accuracy":[19,76],"and":[20,31,42,77,122,157],"performance":[21],"due":[22],"to":[23,57,69],"less":[24],"impact":[25],"from":[26],"process":[27],"gradient,":[28],"parasitic":[29,123],"mismatch,":[30],"local":[32],"variation.":[33],"However,":[34],"it":[35],"also":[36,142],"results":[37,145],"in":[38,51,114],"larger":[39],"chip":[40,155],"area":[41,156],"higher":[43],"power":[44,133,158],"consumption.":[45],"The":[46],"of":[48,85,90,99,104],"binary-weighted":[49,65],"capacitors":[50,66],"DACs":[53],"highly":[55],"sensitive":[56],"the":[58,83,102,110,115,132,138,148,162],"routing":[59,62,96],"parasitics.":[60,97],"Unmatched":[61],"parasitics":[63],"among":[64],"will":[67],"lead":[68],"large":[70],"for":[73],"satisfying":[74],"performance.":[78],"Previous":[79],"work":[80],"focuses":[81],"on":[82],"study":[84],"generating":[86],"high-quality":[87],"common-centroid":[88,126],"placement":[89],"unit":[91],"arrays":[93],"while":[94,137],"ignoring":[95],"None":[98],"them":[100],"address":[101],"binary-weighed":[105],"capacitors.":[106],"This":[107],"paper":[108],"presents":[109],"first":[111],"problem":[112],"formulation":[113],"literature":[116],"which":[117],"simultaneously":[118],"considers":[119],"matching":[124],"during":[125],"layout":[128],"generation":[129],"such":[130],"that":[131,147],"consumption":[134],"minimized":[136],"accuracy/performance":[140],"satisfied.":[143],"Experimental":[144],"show":[146],"proposed":[149],"approach":[150],"very":[153],"significant":[154],"reductions":[159],"compared":[160],"with":[161],"state-of-the-art":[163],"approaches.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}