{"id":"https://openalex.org/W2594853235","doi":"https://doi.org/10.1109/tcad.2017.2681062","title":"Synthesis Procedure of Configurable Building Block-Based Linear and Nonlinear Analog Circuits","display_name":"Synthesis Procedure of Configurable Building Block-Based Linear and Nonlinear Analog Circuits","publication_year":2017,"publication_date":"2017-03-11","ids":{"openalex":"https://openalex.org/W2594853235","doi":"https://doi.org/10.1109/tcad.2017.2681062","mag":"2594853235"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2017.2681062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2681062","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045098175","display_name":"Mousumi Bhanja","orcid":"https://orcid.org/0000-0001-5312-6633"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mousumi Bhanja","raw_affiliation_strings":["Department of Electronics and Tele-Communication Engineering, Indian Institute of Engineering Science and Technology (IIEST), Howrah, India"],"raw_orcid":"https://orcid.org/0000-0001-5312-6633","affiliations":[{"raw_affiliation_string":"Department of Electronics and Tele-Communication Engineering, Indian Institute of Engineering Science and Technology (IIEST), Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110281553","display_name":"Baidya Nath Ray","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Baidya Nath Ray","raw_affiliation_strings":["Department of Electronics and Tele-Communication Engineering, Indian Institute of Engineering Science and Technology (IIEST), Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Tele-Communication Engineering, Indian Institute of Engineering Science and Technology (IIEST), Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":1.05,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.74650555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"36","issue":"12","first_page":"1940","last_page":"1953"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.628400444984436},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.6186494827270508},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6177785992622375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5986197590827942},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5579501986503601},{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.5360541343688965},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5183213949203491},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5158402323722839},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.47470277547836304},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4746958613395691},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.45068472623825073},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.345524400472641},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2475224733352661},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23580163717269897},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21783238649368286},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.20625221729278564},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18943291902542114},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17079895734786987},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.16673222184181213},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1276983916759491},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07641509175300598}],"concepts":[{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.628400444984436},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.6186494827270508},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6177785992622375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5986197590827942},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5579501986503601},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.5360541343688965},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5183213949203491},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5158402323722839},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.47470277547836304},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4746958613395691},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.45068472623825073},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.345524400472641},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2475224733352661},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23580163717269897},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21783238649368286},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.20625221729278564},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18943291902542114},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17079895734786987},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.16673222184181213},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1276983916759491},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07641509175300598},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2017.2681062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2681062","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[{"id":"https://openalex.org/G3164564525","display_name":null,"funder_award_id":"SR/S3/EECE/0065/2010","funder_id":"https://openalex.org/F4320334771","funder_display_name":"Science and Engineering Research Board"}],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W571960815","https://openalex.org/W582739061","https://openalex.org/W1484306781","https://openalex.org/W1499174300","https://openalex.org/W1536945048","https://openalex.org/W1570330619","https://openalex.org/W1573813033","https://openalex.org/W1606202192","https://openalex.org/W1941486190","https://openalex.org/W1969423740","https://openalex.org/W1973225547","https://openalex.org/W1976606375","https://openalex.org/W1998752433","https://openalex.org/W1999357165","https://openalex.org/W2012734747","https://openalex.org/W2014595790","https://openalex.org/W2020787948","https://openalex.org/W2031896750","https://openalex.org/W2038078811","https://openalex.org/W2046328375","https://openalex.org/W2047546328","https://openalex.org/W2083532000","https://openalex.org/W2093890101","https://openalex.org/W2097480271","https://openalex.org/W2100128641","https://openalex.org/W2101485851","https://openalex.org/W2104794633","https://openalex.org/W2106561609","https://openalex.org/W2108092549","https://openalex.org/W2109654560","https://openalex.org/W2110668669","https://openalex.org/W2118902492","https://openalex.org/W2118903754","https://openalex.org/W2124470508","https://openalex.org/W2126790057","https://openalex.org/W2129107182","https://openalex.org/W2133111583","https://openalex.org/W2134124874","https://openalex.org/W2144133630","https://openalex.org/W2145183934","https://openalex.org/W2145416189","https://openalex.org/W2146503915","https://openalex.org/W2148474365","https://openalex.org/W2149926425","https://openalex.org/W2155305888","https://openalex.org/W2158920080","https://openalex.org/W2165943550","https://openalex.org/W2337729693","https://openalex.org/W2913817822","https://openalex.org/W3101402055","https://openalex.org/W3203011645","https://openalex.org/W4234256097"],"related_works":["https://openalex.org/W2247401165","https://openalex.org/W4235685203","https://openalex.org/W2008534674","https://openalex.org/W1493881961","https://openalex.org/W2185815555","https://openalex.org/W2128579103","https://openalex.org/W2371453938","https://openalex.org/W4388041735","https://openalex.org/W2189618348","https://openalex.org/W2163593502"],"abstract_inverted_index":{"Synthesis":[0],"and":[1,29,33,42,57,72,75],"design":[2,7,94],"methodology":[3,62,87],"suitable":[4],"for":[5,15,31],"computer-aided":[6],"tools":[8],"are":[9,50],"now":[10],"emerging":[11],"as":[12,91],"major":[13],"challenge":[14],"analog":[16,35,43,82],"system":[17],"designers.":[18],"This":[19],"paper":[20],"proposes":[21],"a":[22],"systematic":[23],"synthesis":[24,61],"procedure":[25],"which":[26],"provides":[27],"reusability":[28],"programmability,":[30],"linear":[32,71],"nonlinear":[34,73],"circuits":[36,74,78,103],"using":[37],"configurable":[38],"building":[39],"block":[40],"(CBB)":[41],"cell":[44],"(AC).":[45],"Operational":[46],"transconductance":[47],"amplifier-based":[48],"ACs":[49],"synthesized":[51],"in":[52,79],"terms":[53],"of":[54,59,70,99],"CBBs.":[55],"Reusability":[56],"programmability":[58],"the":[60,85,101],"have":[63],"been":[64,89,105],"demonstrated":[65],"by":[66,107],"realizing":[67],"different":[68],"types":[69],"mapping":[76],"those":[77],"field":[80],"programmable":[81],"array.":[83],"Finally,":[84],"proposed":[86,102],"has":[88,104],"integrated":[90],"an":[92],"electronic":[93],"automation":[95],"tool":[96],"AnaSyn1.0.":[97],"Performance":[98],"all":[100],"verified":[106],"SPICE":[108],"simulation.":[109]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}