{"id":"https://openalex.org/W2579874865","doi":"https://doi.org/10.1109/tcad.2017.2652220","title":"Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits","display_name":"Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits","publication_year":2017,"publication_date":"2017-01-11","ids":{"openalex":"https://openalex.org/W2579874865","doi":"https://doi.org/10.1109/tcad.2017.2652220","mag":"2579874865"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2017.2652220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2652220","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029321729","display_name":"Cunxi Yu","orcid":"https://orcid.org/0000-0003-3481-307X"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cunxi Yu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100362465","display_name":"Xiangyu Zhang","orcid":"https://orcid.org/0000-0003-2138-4608"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiangyu Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100675843","display_name":"Duo Liu","orcid":"https://orcid.org/0000-0002-3040-2065"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Duo Liu","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075578327","display_name":"Maciej Ciesielski","orcid":"https://orcid.org/0000-0002-3924-3638"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Maciej Ciesielski","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052791292","display_name":"Daniel Holcomb","orcid":"https://orcid.org/0000-0002-2052-9820"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Holcomb","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.3956,"has_fulltext":false,"cited_by_count":63,"citation_normalized_percentile":{"value":0.98700517,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"36","issue":"10","first_page":"1647","last_page":"1659"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9753000140190125,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6929575800895691},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6240906119346619},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.621513307094574},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5447980761528015},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5309765934944153},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5160745978355408},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5059818625450134},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5050337910652161},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.49941396713256836},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4747246503829956},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4725734293460846},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.45318907499313354},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.43662229180336},{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.4277370572090149},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.41983097791671753},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.398634135723114},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3699352741241455},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3200879693031311},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18655264377593994},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.17630502581596375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1561424732208252},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10699033737182617},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0993659496307373}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6929575800895691},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6240906119346619},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.621513307094574},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5447980761528015},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5309765934944153},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5160745978355408},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5059818625450134},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5050337910652161},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.49941396713256836},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4747246503829956},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4725734293460846},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.45318907499313354},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.43662229180336},{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.4277370572090149},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.41983097791671753},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.398634135723114},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3699352741241455},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3200879693031311},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18655264377593994},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17630502581596375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1561424732208252},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10699033737182617},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0993659496307373},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2017.2652220","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2652220","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3153720006","display_name":null,"funder_award_id":"CCF-1319496","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3636410668","display_name":null,"funder_award_id":"CNS-1563829","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7668745226","display_name":null,"funder_award_id":"CCF-1617708","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320332749","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W76123274","https://openalex.org/W117707387","https://openalex.org/W1518705996","https://openalex.org/W1524250393","https://openalex.org/W1537730723","https://openalex.org/W1563937974","https://openalex.org/W1565010992","https://openalex.org/W1692694227","https://openalex.org/W1767588723","https://openalex.org/W1898234120","https://openalex.org/W1904766697","https://openalex.org/W1970852936","https://openalex.org/W1999039453","https://openalex.org/W2029979276","https://openalex.org/W2038758190","https://openalex.org/W2039458711","https://openalex.org/W2045818632","https://openalex.org/W2046239089","https://openalex.org/W2052353102","https://openalex.org/W2063615695","https://openalex.org/W2103774873","https://openalex.org/W2112173236","https://openalex.org/W2112965713","https://openalex.org/W2134734244","https://openalex.org/W2135211381","https://openalex.org/W2140904634","https://openalex.org/W2142351551","https://openalex.org/W2142537526","https://openalex.org/W2160444875","https://openalex.org/W2192010544","https://openalex.org/W2285261652","https://openalex.org/W2343475170","https://openalex.org/W2347054447","https://openalex.org/W2419784917","https://openalex.org/W2499445168","https://openalex.org/W2511422681","https://openalex.org/W2532898432","https://openalex.org/W2536656707","https://openalex.org/W2592134250","https://openalex.org/W2618215639","https://openalex.org/W2776226745","https://openalex.org/W2963360895","https://openalex.org/W3098521738","https://openalex.org/W4231363479","https://openalex.org/W4234154886","https://openalex.org/W6631201240","https://openalex.org/W6680861166","https://openalex.org/W6681113282","https://openalex.org/W6704965502","https://openalex.org/W6724703443","https://openalex.org/W6728616018","https://openalex.org/W6746609838"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2018106661","https://openalex.org/W2072840391","https://openalex.org/W2039140951","https://openalex.org/W2107594749","https://openalex.org/W2157277696","https://openalex.org/W4251323573","https://openalex.org/W2125277664","https://openalex.org/W4246197519"],"abstract_inverted_index":{"Layout-level":[0],"gate":[1,28,177],"or":[2,29,47],"routing":[3,30],"camouflaging":[4,52,201],"techniques":[5,202],"have":[6],"attracted":[7],"interest":[8],"as":[9],"countermeasures":[10],"against":[11],"reverse":[12],"engineering":[13],"of":[14,27,42,51,57,74,95,176,191,200,206],"combinational":[15,61],"logic.":[16],"In":[17,77],"order":[18],"to":[19,90,122,126,153,172,185,196],"minimize":[20],"area":[21],"overhead,":[22],"typically":[23],"only":[24,113,171],"a":[25,43,96,139,173,204],"subset":[26],"components":[31,73],"are":[32],"camouflaged,":[33],"and":[34,118,181],"each":[35],"camouflaged":[36,72,99],"component":[37,116],"layout":[38],"can":[39,182],"implement":[40],"one":[41],"few":[44],"different":[45,188],"functions":[46,67],"connections.":[48],"The":[49,156],"security":[50],"relies":[53],"on":[54,85,203],"the":[55,59,66,70,75,92,104,114,120,124,128,146,198],"difficulty":[56],"learning":[58],"overall":[60],"logic":[62],"function":[63,94],"without":[64],"knowing":[65],"implemented":[68],"by":[69,164],"individual":[71],"circuit.":[76],"this":[78,154,167],"paper,":[79],"we":[80],"expand":[81],"our":[82,161],"previous":[83,162],"work":[84,163],"using":[86],"incremental":[87],"SAT":[88],"solving":[89],"reconstruct":[91],"logical":[93],"circuit":[97,125],"with":[98],"components.":[100],"Our":[101,136],"algorithm":[102,151],"uses":[103],"standard":[105],"attacker":[106],"model":[107],"in":[108,142],"which":[109],"an":[110],"adversary":[111],"knows":[112],"noncamouflaged":[115],"functions,":[117],"has":[119],"ability":[121],"query":[123],"learn":[127],"correct":[129],"output":[130],"vector":[131],"for":[132],"any":[133],"input":[134],"vector.":[135],"results":[137,157,195],"demonstrate":[138],"10.5\u00d7":[140],"speedup":[141],"average":[143],"runtime":[144],"over":[145],"best":[147],"known":[148],"existing":[149],"deobfuscation":[150],"prior":[152],"technique.":[155],"presented":[158],"go":[159],"beyond":[160],"showing":[165],"that":[166],"technique,":[168],"previously":[169],"applied":[170],"particular":[174],"style":[175],"camouflaging,":[178],"is":[179],"general":[180],"be":[183],"used":[184],"deobfuscate":[186],"three":[187],"proposed":[189],"styles":[190],"camouflaging.":[192],"We":[193],"give":[194],"quantify":[197],"effectiveness":[199],"variety":[205],"ISCAS-85":[207],"benchmark":[208],"circuits.":[209]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":12},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}