{"id":"https://openalex.org/W2568132482","doi":"https://doi.org/10.1109/tcad.2017.2648838","title":"Efficient Memory Partitioning for Parallel Data Access in FPGA via Data Reuse","display_name":"Efficient Memory Partitioning for Parallel Data Access in FPGA via Data Reuse","publication_year":2017,"publication_date":"2017-01-05","ids":{"openalex":"https://openalex.org/W2568132482","doi":"https://doi.org/10.1109/tcad.2017.2648838","mag":"2568132482"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2017.2648838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2648838","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071837183","display_name":"Jincheng Su","orcid":"https://orcid.org/0000-0002-9059-4353"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jincheng Su","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-9059-4353","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-2164-8175","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["Fudan University, Shanghai, China","University of Texas at Dallas, Richardson, TX, USA","Fudan University, Shanghai, China; University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Fudan University, Shanghai, China; University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100332846","display_name":"Jie Chen","orcid":"https://orcid.org/0000-0001-7925-3729"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jie Chen","raw_affiliation_strings":["University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.156,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77901889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"36","issue":"10","first_page":"1674","last_page":"1687"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8687112331390381},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6617798805236816},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5419801473617554},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5405920743942261},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.5249022245407104},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.452478289604187},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.43274521827697754},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4230548143386841},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3380178213119507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3203572630882263},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2969410717487335},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2627866268157959}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8687112331390381},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6617798805236816},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5419801473617554},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5405920743942261},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.5249022245407104},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.452478289604187},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.43274521827697754},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4230548143386841},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3380178213119507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3203572630882263},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2969410717487335},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2627866268157959},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2017.2648838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2017.2648838","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3552055404","display_name":null,"funder_award_id":"61376040","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5581824960","display_name":null,"funder_award_id":"61574044","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6282195825","display_name":null,"funder_award_id":"61474026","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6863714809","display_name":null,"funder_award_id":"91330201","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7222835113","display_name":null,"funder_award_id":"61574046","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321659","display_name":"Shanghai Education Development Foundation","ror":"https://ror.org/02kq92y46"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1515422725","https://openalex.org/W1753788805","https://openalex.org/W1970141743","https://openalex.org/W1977813547","https://openalex.org/W1979866689","https://openalex.org/W1988382391","https://openalex.org/W2028342110","https://openalex.org/W2039974221","https://openalex.org/W2058625399","https://openalex.org/W2059843741","https://openalex.org/W2071110673","https://openalex.org/W2073899127","https://openalex.org/W2089530136","https://openalex.org/W2105042925","https://openalex.org/W2108315152","https://openalex.org/W2109483749","https://openalex.org/W2110421595","https://openalex.org/W2124237318","https://openalex.org/W2128962653","https://openalex.org/W2141280299","https://openalex.org/W2142875853","https://openalex.org/W2143230897","https://openalex.org/W2146757388","https://openalex.org/W2152506070","https://openalex.org/W2160545443","https://openalex.org/W2166029537","https://openalex.org/W2253587711","https://openalex.org/W2289773844","https://openalex.org/W2293376937","https://openalex.org/W2983923412","https://openalex.org/W3151034118","https://openalex.org/W4230778502","https://openalex.org/W4251530686","https://openalex.org/W6675903460","https://openalex.org/W6676675312","https://openalex.org/W6679034332"],"related_works":["https://openalex.org/W2141424423","https://openalex.org/W2080027614","https://openalex.org/W115059224","https://openalex.org/W2099216186","https://openalex.org/W1596694782","https://openalex.org/W2152099439","https://openalex.org/W2344398102","https://openalex.org/W1970008223","https://openalex.org/W2081416538","https://openalex.org/W1534731610"],"abstract_inverted_index":{"Parallelizing":[0],"the":[1,125,152,155,187,190,200,238,243],"memory":[2,34,38,48,116,120,204],"accesses":[3,30],"in":[4,71,134,160,180,220,224,227,233,254],"a":[5,9,37,76,88,119,171],"nested":[6],"loop":[7,14,89],"is":[8,26,158,193,206,246],"critical":[10],"challenge":[11],"to":[12,27,31,97,129,214],"facilitate":[13],"pipelining.":[15],"An":[16],"effective":[17],"approach":[18],"for":[19,58,68,186,248],"high-level":[20],"synthesis":[21],"on":[22,210],"field-programmable":[23],"gate":[24],"array":[25],"map":[28],"these":[29],"multiple":[32],"on-chip":[33,102],"banks":[35,117,205],"using":[36,101],"partitioning":[39,49,121],"technique.":[40],"In":[41],"this":[42,93],"paper,":[43],"we":[44,95],"propose":[45,96],"an":[46,215],"efficient":[47,159],"algorithm":[50],"with":[51,151],"low":[52,55],"overhead":[53,240],"and":[54,73,167,182,229],"time":[56,192],"complexity":[57],"parallel":[59],"data":[60,63,80,100,110],"access":[61,175,252],"via":[62],"reuse.":[64],"We":[65,123],"find":[66],"that":[67,149],"most":[69,249],"applications":[70,179],"image":[72,181,255],"video":[74,183],"processing,":[75],"large":[77],"amount":[78],"of":[79,87,140,162,174,202,218],"can":[81],"be":[82],"reused":[83],"among":[84],"different":[85],"iterations":[86],"nest.":[90],"Motivated":[91],"by":[92,118,208,242],"observation,":[94],"cache":[98],"reusable":[99],"registers,":[103],"organized":[104],"as":[105],"register":[106],"chains.":[107],"The":[108],"nonreusable":[109],"are":[111,143],"then":[112],"separated":[113],"into":[114],"several":[115],"algorithm.":[122],"revise":[124],"existing":[126],"padding":[127],"method":[128,136,157,245],"cover":[130],"cases":[131],"occurring":[132],"frequently":[133],"our":[135],"wherein":[137],"certain":[138],"components":[139],"partition":[141],"vector":[142],"zeros.":[144],"Experimental":[145],"results":[146],"have":[147],"demonstrated":[148],"compared":[150],"state-of-the-art":[153],"algorithms,":[154],"proposed":[156,244],"terms":[161],"execution":[163,191],"time,":[164],"resource":[165],"overhead,":[166],"power":[168,235],"consumption":[169],"across":[170],"wide":[172],"range":[173],"patterns":[176,253],"extracted":[177],"from":[178],"processing.":[184],"As":[185],"testing":[188],"patterns,":[189],"typically":[194],"less":[195],"than":[196],"one":[197],"millisecond.":[198],"And":[199],"number":[201],"required":[203],"reduced":[207],"59.7%":[209],"average,":[211],"which":[212],"leads":[213],"average":[216],"reduction":[217,232],"78.2%":[219],"look-up":[221],"tables,":[222],"65.5%":[223],"flip-flops,":[225],"37.1%":[226],"DSP48Es,":[228],"therefore":[230],"74.8%":[231],"dynamic":[234],"consumption.":[236],"Moreover,":[237],"storage":[239],"incurred":[241],"zero":[247],"widely":[250],"used":[251],"filtering.":[256]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}