{"id":"https://openalex.org/W2551911260","doi":"https://doi.org/10.1109/tcad.2016.2629451","title":"Transistor Count Optimization in IG FinFET Network Design","display_name":"Transistor Count Optimization in IG FinFET Network Design","publication_year":2016,"publication_date":"2016-11-17","ids":{"openalex":"https://openalex.org/W2551911260","doi":"https://doi.org/10.1109/tcad.2016.2629451","mag":"2551911260"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2629451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2629451","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031641596","display_name":"Vinicius N. Possani","orcid":"https://orcid.org/0000-0003-4334-1174"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius N. Possani","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0003-4334-1174","affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marques","raw_affiliation_strings":["Development Technology Center, Federal University of Pelotas, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Technology Center, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar S. da Rosa","raw_affiliation_strings":["Development Technology Center, Federal University of Pelotas, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Technology Center, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.12560177,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"36","issue":"9","first_page":"1483","last_page":"1496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6478796005249023},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5679469108581543},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5186640024185181},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5117868781089783},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47768837213516235},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.47644737362861633},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4173276126384735},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3383200466632843},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3371328115463257},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2963321805000305},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.25272953510284424},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19428080320358276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1746247410774231},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11024650931358337}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6478796005249023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5679469108581543},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5186640024185181},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5117868781089783},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47768837213516235},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.47644737362861633},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4173276126384735},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3383200466632843},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3371328115463257},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2963321805000305},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.25272953510284424},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19428080320358276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1746247410774231},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11024650931358337},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2629451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2629451","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.6000000238418579,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1587386427","https://openalex.org/W1918485682","https://openalex.org/W2010003895","https://openalex.org/W2015987974","https://openalex.org/W2018989845","https://openalex.org/W2026543046","https://openalex.org/W2031298013","https://openalex.org/W2033704098","https://openalex.org/W2040537281","https://openalex.org/W2044930572","https://openalex.org/W2053619330","https://openalex.org/W2070786551","https://openalex.org/W2071959909","https://openalex.org/W2074243687","https://openalex.org/W2093855145","https://openalex.org/W2095596186","https://openalex.org/W2096562756","https://openalex.org/W2101351916","https://openalex.org/W2105761964","https://openalex.org/W2105874609","https://openalex.org/W2123636681","https://openalex.org/W2127587406","https://openalex.org/W2129183345","https://openalex.org/W2135327658","https://openalex.org/W2153865810","https://openalex.org/W2164012847","https://openalex.org/W2167756350","https://openalex.org/W2172005396","https://openalex.org/W4242098806","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2588941787","https://openalex.org/W4297984620","https://openalex.org/W2155760971","https://openalex.org/W2097265805","https://openalex.org/W2116267755","https://openalex.org/W2180191255","https://openalex.org/W1988639050","https://openalex.org/W1970405711","https://openalex.org/W1499398510","https://openalex.org/W2172074914"],"abstract_inverted_index":{"Double-gate":[0],"devices,":[1],"like":[2],"independent-gate":[3],"(IG)":[4],"FinFET,":[5],"have":[6],"introduced":[7],"new":[8],"possibilities":[9],"and":[10,20],"challenges":[11],"in":[12,44,70,123],"synthesis":[13],"of":[14,42,65,68,126],"transistor":[15,54,110,127],"networks.":[16,72],"Existing":[17],"factorization":[18,88],"methods":[19,61],"graph-based":[21,104],"optimizations":[22],"are":[23],"not":[24,50],"actually":[25],"the":[26,40,52,63,66,86,124,131],"most":[27],"effective":[28],"way":[29],"to":[30,84],"generate":[31],"optimized":[32],"IG":[33,92],"FinFET":[34,93],"based":[35],"networks":[36,128],"because":[37],"only":[38],"reducing":[39],"number":[41,67],"literals":[43],"a":[45,77,102,120],"given":[46],"Boolean":[47,81],"expression":[48],"does":[49],"guarantee":[51],"minimum":[53],"count.":[55],"This":[56],"paper":[57],"presents":[58],"two":[59],"novel":[60,103],"aiming":[62],"minimization":[64],"devices":[69],"logic":[71],"The":[73,98],"first":[74],"contribution":[75,100],"is":[76,101],"method":[78,105],"for":[79],"defactoring":[80],"expressions":[82],"able":[83],"apply":[85],"conventional":[87],"algorithms":[89],"together":[90],"with":[91],"particularities,":[94],"so":[95],"improving":[96],"it.":[97],"second":[99],"that":[106],"improves":[107],"even":[108],"more":[109],"arrangements":[111],"by":[112,130],"exploiting":[113],"enhanced":[114],"nonseries-parallel":[115],"associations.":[116],"Experimental":[117],"results":[118],"shown":[119],"significant":[121],"reduction":[122],"size":[125],"delivered":[129],"proposed":[132],"methods.":[133]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}