{"id":"https://openalex.org/W2553856182","doi":"https://doi.org/10.1109/tcad.2016.2629445","title":"An Efficient Two-Phase ILP-Based Algorithm for Precise CMOS RFIC Layout Generation","display_name":"An Efficient Two-Phase ILP-Based Algorithm for Precise CMOS RFIC Layout Generation","publication_year":2016,"publication_date":"2016-11-16","ids":{"openalex":"https://openalex.org/W2553856182","doi":"https://doi.org/10.1109/tcad.2016.2629445","mag":"2553856182"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2629445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2629445","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077609536","display_name":"Tsun\u2010Ming Tseng","orcid":"https://orcid.org/0000-0003-1032-8408"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tsun-Ming Tseng","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0003-1032-8408","affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451231","display_name":"Bing Li","orcid":"https://orcid.org/0000-0001-9752-7201"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bing Li","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0001-9752-7201","affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087421101","display_name":"Ching-Feng Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Feng Yeh","raw_affiliation_strings":["Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020167050","display_name":"Hsiang-Chieh Jhan","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiang-Chieh Jhan","raw_affiliation_strings":["Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080545659","display_name":"Zuo\u2010Min Tsai","orcid":"https://orcid.org/0000-0001-9566-769X"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zuo-Min Tsai","raw_affiliation_strings":["Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020643571","display_name":"Mark Po-Hung Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mark Po-Hung Lin","raw_affiliation_strings":["Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-2292-2308","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulf Schlichtmann","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5077609536"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.3719,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67501971,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"36","issue":"8","first_page":"1313","last_page":"1326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9861999750137329,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11797","display_name":"graph theory and CDMA systems","score":0.9776999950408936,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rfic","display_name":"RFIC","score":0.7550845146179199},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.587104856967926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5711413621902466},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4807007908821106},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4668463170528412},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4624702036380768},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4475546181201935},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43100687861442566},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4107302129268646},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3427090346813202},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32725393772125244},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25509583950042725},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23895907402038574},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23310109972953796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17646026611328125}],"concepts":[{"id":"https://openalex.org/C121152627","wikidata":"https://www.wikidata.org/wiki/Q6095735","display_name":"RFIC","level":3,"score":0.7550845146179199},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.587104856967926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5711413621902466},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4807007908821106},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4668463170528412},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4624702036380768},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4475546181201935},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43100687861442566},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4107302129268646},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3427090346813202},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32725393772125244},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25509583950042725},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23895907402038574},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23310109972953796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17646026611328125},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2016.2629445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2629445","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:mediatum.ub.tum.de:node/1444404","is_oa":false,"landing_page_url":"https://mediatum.ub.tum.de/1444404","pdf_url":null,"source":{"id":"https://openalex.org/S4377196330","display_name":"mediaTUM  (Technical University of Munich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I62916508","host_organization_name":"Technical University of Munich","host_organization_lineage":["https://openalex.org/I62916508"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[{"id":"https://openalex.org/G3440460426","display_name":null,"funder_award_id":"104-2628-E-194-001-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G624686034","display_name":null,"funder_award_id":"105-2221-E-194-010","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G994100699","display_name":null,"funder_award_id":"105-3011-E-002-002","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320308269","display_name":"Alexander von Humboldt-Stiftung","ror":"https://ror.org/012kf4317"},{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1973885140","https://openalex.org/W2024004792","https://openalex.org/W2027250103","https://openalex.org/W2028326940","https://openalex.org/W2098450541","https://openalex.org/W2109916082","https://openalex.org/W2151933980","https://openalex.org/W2206363142","https://openalex.org/W2408128524","https://openalex.org/W2998080880","https://openalex.org/W3099520929","https://openalex.org/W4232385843","https://openalex.org/W4246820607","https://openalex.org/W4248288458","https://openalex.org/W6657784182"],"related_works":["https://openalex.org/W2053349965","https://openalex.org/W2158511068","https://openalex.org/W2167484077","https://openalex.org/W2110634429","https://openalex.org/W2108092114","https://openalex.org/W2013797485","https://openalex.org/W4247948903","https://openalex.org/W2155675690","https://openalex.org/W3146494560","https://openalex.org/W2111071331"],"abstract_inverted_index":{"With":[0],"advancing":[1],"process":[2,58],"technologies":[3],"and":[4,16,35,90,111,158,175],"booming":[5],"Internet":[6],"of":[7,25,39,83,119,150],"Things":[8],"markets,":[9],"millimeter-wave":[10],"CMOS":[11,26],"RFICs":[12,27],"have":[13],"evolved":[14],"rapidly":[15],"been":[17],"widely":[18],"applied":[19],"in":[20,54,132,172],"recent":[21],"years.":[22],"The":[23,137,167],"performance":[24,174],"is":[28,193],"very":[29,146],"sensitive":[30],"to":[31,48,73,115,198],"the":[32,40,49,68,95,103,117,120,129,133,183,189],"chip":[33,64],"layout,":[34,187],"a":[36,45,55,78,125,163,199],"tiny":[37],"variation":[38],"microstrip":[41,151],"length":[42],"can":[43,144],"cause":[44],"large":[46],"impact":[47],"circuit":[50],"performance.":[51],"This":[52,75,123],"results":[53],"time-consuming":[56],"tuning":[57],"including":[59,153],"much":[60,178],"simulation":[61],"effort":[62],"for":[63,71,127],"design,":[65],"which":[66],"becomes":[67],"major":[69],"bottleneck":[70],"time":[72,192],"market.":[74],"paper":[76],"introduces":[77],"progressive":[79],"integer-linear-programming-based":[80],"method":[81,143],"consisting":[82],"two":[84],"phases:":[85],"1)":[86],"global":[87,96],"layout":[88,97,109,165,190],"generation":[89,98,191],"2)":[91],"iterative":[92,134],"validation.":[93],"In":[94],"phase,":[99],"we":[100],"focus":[101],"on":[102],"most":[104],"critical":[105],"constraints":[106],"such":[107],"as":[108],"planarity":[110],"device":[112],"connection":[113],"relations":[114],"determine":[116],"topology":[118],"final":[121],"design.":[122],"provides":[124],"basis":[126],"constructing":[128],"accurate":[130],"model":[131],"validation":[135],"phase.":[136],"layouts":[138,170],"generated":[139],"by":[140],"applying":[141],"our":[142],"satisfy":[145],"stringent":[147],"routing":[148],"requirements":[149],"lines,":[152],"spacing/noncrossing":[154],"rules,":[155],"precise":[156],"length,":[157],"bend":[159],"number":[160],"minimization,":[161],"within":[162],"given":[164],"area.":[166],"resulting":[168],"RFIC":[169],"excel":[171],"both":[173],"area":[176],"with":[177,182],"fewer":[179],"bends":[180],"compared":[181],"simulation-tuning":[184],"based":[185],"manual":[186],"while":[188],"significantly":[194],"reduced":[195],"from":[196],"weeks":[197],"few":[200],"minutes.":[201]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}