{"id":"https://openalex.org/W2554943000","doi":"https://doi.org/10.1109/tcad.2016.2629421","title":"Multipumping Flexible DSP Blocks for Resource Reduction on Xilinx FPGAs","display_name":"Multipumping Flexible DSP Blocks for Resource Reduction on Xilinx FPGAs","publication_year":2016,"publication_date":"2016-11-16","ids":{"openalex":"https://openalex.org/W2554943000","doi":"https://doi.org/10.1109/tcad.2016.2629421","mag":"2554943000"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2629421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2629421","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010695155","display_name":"Bajaj Ronak","orcid":"https://orcid.org/0000-0002-8964-2944"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Bajaj Ronak","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032556461","display_name":"Suhaib A. Fahmy","orcid":"https://orcid.org/0000-0003-0568-5048"},"institutions":[{"id":"https://openalex.org/I39555362","display_name":"University of Warwick","ror":"https://ror.org/01a77tt86","country_code":"GB","type":"education","lineage":["https://openalex.org/I39555362"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Suhaib A. Fahmy","raw_affiliation_strings":["School of Engineering, University of Warwick, Coventry, U.K"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Warwick, Coventry, U.K","institution_ids":["https://openalex.org/I39555362"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010695155"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.5767,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.82941508,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"36","issue":"9","first_page":"1471","last_page":"1482"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8359363079071045},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.728805422782898},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6953291893005371},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5963389873504639},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5276193618774414},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4731396734714508},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4085943102836609},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26272380352020264},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0637555718421936},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.05689689517021179}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8359363079071045},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.728805422782898},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6953291893005371},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5963389873504639},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5276193618774414},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4731396734714508},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4085943102836609},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26272380352020264},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0637555718421936},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.05689689517021179},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2016.2629421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2629421","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:wrap.warwick.ac.uk:85668","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400665","display_name":"Warwick Research Archive Portal (University of Warwick)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39555362","host_organization_name":"University of Warwick","host_organization_lineage":["https://openalex.org/I39555362"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1830893350","https://openalex.org/W1970047515","https://openalex.org/W1972821547","https://openalex.org/W2009398166","https://openalex.org/W2014882201","https://openalex.org/W2018055497","https://openalex.org/W2026383319","https://openalex.org/W2027069801","https://openalex.org/W2059608229","https://openalex.org/W2061988908","https://openalex.org/W2093673811","https://openalex.org/W2093994565","https://openalex.org/W2097169784","https://openalex.org/W2098476852","https://openalex.org/W2105664689","https://openalex.org/W2107750539","https://openalex.org/W2117285153","https://openalex.org/W2124463612","https://openalex.org/W2134931573","https://openalex.org/W2145601734","https://openalex.org/W2147088458","https://openalex.org/W2156417149","https://openalex.org/W2161160837","https://openalex.org/W2167559539","https://openalex.org/W2168675540","https://openalex.org/W2202125064","https://openalex.org/W2287602312","https://openalex.org/W2303128970","https://openalex.org/W3141234154","https://openalex.org/W3141697670","https://openalex.org/W4233035441","https://openalex.org/W4233756358","https://openalex.org/W6665293600","https://openalex.org/W6674767567","https://openalex.org/W6677504465","https://openalex.org/W6696175174"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"For":[0],"complex":[1],"datapaths,":[2],"resource":[3,11,18,40,66,136,153],"sharing":[4,12,137,154],"can":[5,19],"help":[6],"reduce":[7],"area":[8,198],"consumption.":[9],"Traditionally,":[10],"is":[13,35,41,47,200,211],"applied":[14],"when":[15],"the":[16,51,74,104,139,156,203,215,219],"same":[17,75],"be":[20,68],"scheduled":[21],"for":[22,113,135,155,202],"different":[23,26],"uses":[24,72],"in":[25,30,73,103,143,207],"cycles,":[27],"often":[28],"resulting":[29],"a":[31,36,39,44,48,64,187],"longer":[32],"schedule.":[33],"Multipumping":[34],"method":[37],"whereby":[38],"clocked":[42],"at":[43,96,127,186],"frequency":[45,210],"that":[46],"multiple":[49,56,71],"of":[50,94,138,159,189,205],"surrounding":[52],"circuit,":[53],"thereby":[54],"offering":[55],"executions":[57],"per":[58],"global":[59],"clock":[60,209],"cycle.":[61,76],"This":[62,77],"allows":[63],"single":[65],"to":[67,81,151,167],"shared":[69],"among":[70],"concept":[78],"maps":[79],"well":[80],"modern":[82,116],"field-programmable":[83],"gate":[84],"arrays":[85],"(FPGAs),":[86],"where":[87],"hard":[88],"macro":[89],"blocks":[90,121,173,185],"are":[91,122],"typically":[92,212],"capable":[93],"running":[95],"higher":[97],"frequencies":[98],"than":[99],"most":[100],"designs":[101],"implemented":[102],"logic":[105],"fabric.":[106],"While":[107],"this":[108,130,166],"technique":[109],"has":[110],"been":[111],"demonstrated":[112],"static":[114],"resources,":[115],"digital":[117],"signal":[118],"processing":[119],"(DSP)":[120],"flexible,":[123],"supporting":[124],"varied":[125],"operations":[126],"runtime.":[128],"In":[129],"paper,":[131],"we":[132],"demonstrate":[133],"multipumping":[134,168],"flexible":[140],"DSP48E1":[141],"macros":[142],"Xilinx":[144],"FPGAs.":[145],"We":[146],"exploit":[147],"their":[148],"dynamic":[149],"programmability":[150],"enable":[152],"full":[157],"set":[158],"supported":[160,217],"DSP":[161,172,184,220],"block":[162],"operations,":[163],"and":[164,171,199],"compare":[165],"only":[169],"multipliers":[170],"with":[174],"fixed":[175],"configurations.":[176],"The":[177],"proposed":[178],"approach":[179],"saves":[180],"on":[181],"average":[182],"48%":[183],"cost":[188],"74%":[190],"more":[191],"LUTs,":[192],"effectively":[193],"saving":[194],"30%":[195],"equivalent":[196],"LUT":[197],"feasible":[201],"majority":[204],"designs,":[206],"which":[208],"below":[213],"half":[214],"maximum":[216],"by":[218],"blocks.":[221]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}