{"id":"https://openalex.org/W2531581519","doi":"https://doi.org/10.1109/tcad.2016.2616377","title":"Full Chip Impact Study of Power Delivery Network Designs in Gate-Level Monolithic 3-D ICs","display_name":"Full Chip Impact Study of Power Delivery Network Designs in Gate-Level Monolithic 3-D ICs","publication_year":2016,"publication_date":"2016-10-11","ids":{"openalex":"https://openalex.org/W2531581519","doi":"https://doi.org/10.1109/tcad.2016.2616377","mag":"2531581519"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2616377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2616377","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066713236","display_name":"Sandeep Kumar Samal","orcid":"https://orcid.org/0000-0002-2636-9928"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Kumar Samal","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0002-2636-9928","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kambiz Samadi","raw_affiliation_strings":["Qualcomm Research, San Diego, CA, USA",", Qualcomm Research, San Diego, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Research, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":", Qualcomm Research, San Diego, CA, USA#TAB#","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112440468","display_name":"Pratyush Kamal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pratyush Kamal","raw_affiliation_strings":["Qualcomm Research, San Diego, CA, USA",", Qualcomm Research, San Diego, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Research, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":", Qualcomm Research, San Diego, CA, USA#TAB#","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058197553","display_name":"Yang Du","orcid":"https://orcid.org/0000-0003-2254-778X"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yang Du","raw_affiliation_strings":["Qualcomm Research, San Diego, CA, USA",", Qualcomm Research, San Diego, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Research, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":", Qualcomm Research, San Diego, CA, USA#TAB#","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0692,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.80189105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"36","issue":"6","first_page":"992","last_page":"1003"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6451338529586792},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5355268716812134},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5292686223983765},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5261744260787964},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.52264404296875},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.5156130194664001},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4737420976161957},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4625287652015686},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44600266218185425},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35282695293426514},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3132554292678833},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11269283294677734}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6451338529586792},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5355268716812134},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5292686223983765},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5261744260787964},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.52264404296875},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5156130194664001},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4737420976161957},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4625287652015686},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44600266218185425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35282695293426514},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3132554292678833},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11269283294677734},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2616377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2616377","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320308258","display_name":"Qualcomm","ror":"https://ror.org/002zrf773"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1635447495","https://openalex.org/W1671863340","https://openalex.org/W1967033313","https://openalex.org/W1974048815","https://openalex.org/W1989163060","https://openalex.org/W2002806561","https://openalex.org/W2013397418","https://openalex.org/W2015098353","https://openalex.org/W2015952501","https://openalex.org/W2021910166","https://openalex.org/W2028476288","https://openalex.org/W2042129983","https://openalex.org/W2065087122","https://openalex.org/W2089979174","https://openalex.org/W2176080955","https://openalex.org/W4232892799","https://openalex.org/W4243644942","https://openalex.org/W6636903833","https://openalex.org/W6654388764"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W2004937362","https://openalex.org/W3093450488","https://openalex.org/W2027159884","https://openalex.org/W2016589506","https://openalex.org/W3163301441","https://openalex.org/W1522190160","https://openalex.org/W2160387813"],"abstract_inverted_index":{"In":[0,103],"this":[1],"paper,":[2],"we":[3,105,163],"present":[4],"a":[5],"comprehensive":[6],"study":[7],"on":[8,16,151],"the":[9,53,131,136,147,189],"impact":[10,63,148],"of":[11,73,130,149],"power":[12,85,142,186],"delivery":[13],"network":[14],"(PDN)":[15],"full-chip":[17],"wirelength,":[18,111],"routability,":[19],"power,":[20,112],"and":[21,113,126,135,141,176,183],"thermal":[22,97,114],"effects":[23],"in":[24,44,48,56,77,94,100,118,155],"gate-level":[25],"monolithic":[26],"3-D":[27,59,101,125,160],"(M3-D)":[28],"ICs":[29,46,120,157,172],"across":[30],"different":[31,174],"technology":[32,67],"nodes.":[33],"Our":[34],"studies":[35],"show":[36],"that":[37,107],"PDN":[38,108,150,166],"worsens":[39,64],"routing":[40,154],"congestion":[41,72],"more":[42,116],"severely":[43],"M3-D":[45,119,156,171],"than":[47,121],"2-D":[49,127],"designs":[50,128],"due":[51,69],"to":[52,70,90,179],"significant":[54],"reduction":[55,187],"resources":[57],"for":[58,170],"connections.":[60,143],"The":[61,75],"relative":[62],"at":[65,173],"advanced":[66],"nodes":[68,175],"higher":[71,132],"interconnects.":[74],"increase":[76],"signal":[78,140,181],"wirelength":[79,182],"translates":[80],"into":[81],"additional":[82],"net":[83],"switching":[84],"dissipation,":[86],"which":[87],"significantly":[88],"contributes":[89],"total":[91,185],"power.":[92],"This":[93],"turn":[95],"aggravates":[96],"issues":[98],"further":[99],"ICs.":[102,161],"addition,":[104],"observe":[106],"tradeoffs":[109],"among":[110],"are":[115],"pronounced":[117],"through":[122],"silicon":[123],"via-based":[124],"because":[129],"integration":[133],"density":[134],"severe":[137],"competition":[138],"between":[139],"We":[144],"also":[145],"compare":[146],"full":[152],"chip":[153],"versus":[158],"face-to-face":[159],"Lastly,":[162],"use":[164],"various":[165],"design":[167],"optimization":[168],"techniques":[169],"obtain":[177],"up":[178],"13.9%":[180],"17.6%":[184],"under":[188],"given":[190],"IR":[191],"drop":[192],"budget.":[193]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}