{"id":"https://openalex.org/W2528917738","doi":"https://doi.org/10.1109/tcad.2016.2615845","title":"Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory","display_name":"Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory","publication_year":2016,"publication_date":"2016-10-07","ids":{"openalex":"https://openalex.org/W2528917738","doi":"https://doi.org/10.1109/tcad.2016.2615845","mag":"2528917738"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2615845","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2615845","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001661092","display_name":"Hoda Aghaei Khouzani","orcid":"https://orcid.org/0000-0002-8632-3008"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hoda Aghaei Khouzani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA#TAB#"],"raw_orcid":"https://orcid.org/0000-0002-8632-3008","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA#TAB#","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069422613","display_name":"Fateme S. Hosseini","orcid":"https://orcid.org/0000-0002-9091-3908"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fateme S. Hosseini","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA#TAB#","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016268650","display_name":"Chengmo Yang","orcid":"https://orcid.org/0000-0003-0978-1504"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chengmo Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA","institution_ids":["https://openalex.org/I86501945"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Delaware, Newark, DE, USA#TAB#","institution_ids":["https://openalex.org/I86501945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001661092"],"corresponding_institution_ids":["https://openalex.org/I86501945"],"apc_list":null,"apc_paid":null,"fwci":3.839,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9361799,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"36","issue":"9","first_page":"1458","last_page":"1470"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8789399266242981},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7414073348045349},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5542256832122803},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5290457606315613},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5243454575538635},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4849834442138672},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4536447525024414},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43388473987579346},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4189775586128235},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.416240394115448},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.33284279704093933},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.304640531539917},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.25301796197891235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14673104882240295},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14289522171020508},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.09010535478591919}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8789399266242981},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7414073348045349},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5542256832122803},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5290457606315613},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5243454575538635},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4849834442138672},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4536447525024414},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43388473987579346},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4189775586128235},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.416240394115448},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.33284279704093933},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.304640531539917},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.25301796197891235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14673104882240295},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14289522171020508},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.09010535478591919},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2615845","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2615845","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1916709771","https://openalex.org/W1977713234","https://openalex.org/W1987201308","https://openalex.org/W1997403169","https://openalex.org/W2010202670","https://openalex.org/W2019701892","https://openalex.org/W2048588974","https://openalex.org/W2049986441","https://openalex.org/W2056029467","https://openalex.org/W2061686471","https://openalex.org/W2062604069","https://openalex.org/W2070938449","https://openalex.org/W2078719134","https://openalex.org/W2097823832","https://openalex.org/W2099798359","https://openalex.org/W2104518816","https://openalex.org/W2112753327","https://openalex.org/W2115500527","https://openalex.org/W2135393827","https://openalex.org/W2137598681","https://openalex.org/W2138436606","https://openalex.org/W2138661001","https://openalex.org/W2147539449","https://openalex.org/W2150073849","https://openalex.org/W2155694951","https://openalex.org/W2155979591","https://openalex.org/W2168385711","https://openalex.org/W2169863928","https://openalex.org/W2292369231","https://openalex.org/W2372352392","https://openalex.org/W4244361616","https://openalex.org/W6662700913","https://openalex.org/W6669644407","https://openalex.org/W6675842212"],"related_works":["https://openalex.org/W2999811406","https://openalex.org/W4386903460","https://openalex.org/W2028802049","https://openalex.org/W2924367614","https://openalex.org/W1978051091","https://openalex.org/W2053735247","https://openalex.org/W4256048894","https://openalex.org/W2757797997","https://openalex.org/W2178010602","https://openalex.org/W2126830366"],"abstract_inverted_index":{"Phase":[0],"change":[1],"memory":[2,23,51,175],"(PCM),":[3],"given":[4],"its":[5,32],"nonvolatility,":[6],"potential":[7],"high":[8],"density,":[9],"and":[10,37,52,86,93,114,126,148,161,178,188],"low":[11],"standby":[12],"power,":[13],"is":[14],"a":[15,46,97,116,143,149,191],"promising":[16],"candidate":[17],"to":[18,30,44,61,70,77,88,111,119,156,172],"be":[19],"used":[20],"as":[21],"main":[22,100,194],"in":[24,56],"next":[25],"generation":[26],"computer":[27],"systems.":[28],"However,":[29],"hide":[31],"shortcomings":[33],"of":[34,74,96,107,190],"limited":[35],"endurance":[36,95],"slow":[38],"write":[39,75,182],"performance,":[40],"state-of-the-art":[41],"solutions":[42],"tend":[43],"construct":[45],"dynamic":[47],"RAM":[48],"(DRAM)-PCM":[49],"hybrid":[50,63,99,193],"place":[53],"write-intensive":[54],"pages":[55,110,121,137],"DRAM.":[57],"While":[58],"existing":[59],"optimizations":[60],"this":[62,79],"architecture":[64],"focus":[65],"on":[66],"tuning":[67],"DRAM":[68,85,127,140,145,159],"configurations":[69],"reduce":[71,158,179],"the":[72,82,91,94,105,167],"number":[73],"operations":[76],"PCM,":[78],"paper":[80],"explores":[81],"interactions":[83],"between":[84],"PCM":[87,162,181],"improve":[89,173],"both":[90,123,186],"performance":[92,187],"DRAM-PCM":[98,192],"memory.":[101,195],"Specifically,":[102],"it":[103],"exploits":[104],"flexibility":[106],"mapping":[108],"virtual":[109],"physical":[112],"pages,":[113],"develops":[115],"proactive":[117],"strategy":[118,153],"allocate":[120],"taking":[122],"program":[124],"segments":[125],"conflict":[128],"misses":[129,160],"into":[130],"consideration,":[131],"thus":[132,184],"distributing":[133],"those":[134],"heavily":[135],"written":[136],"across":[138],"different":[139],"sets.":[141],"Meanwhile,":[142],"lifetime-aware":[144],"replacement":[146],"algorithm":[147],"conflict-aware":[150],"page":[151],"remapping":[152],"are":[154,170],"proposed":[155,168],"further":[157],"writes.":[163],"Experiments":[164],"confirm":[165],"that":[166],"techniques":[169],"able":[171],"average":[174],"hit":[176],"time":[177],"maximum":[180],"counts":[183],"enhancing":[185],"lifetime":[189]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}