{"id":"https://openalex.org/W2524782376","doi":"https://doi.org/10.1109/tcad.2016.2613928","title":"Built-In Test and Diagnosis for TSVs With Different Placement Topologies and Crosstalk Impact Ranges","display_name":"Built-In Test and Diagnosis for TSVs With Different Placement Topologies and Crosstalk Impact Ranges","publication_year":2016,"publication_date":"2016-09-27","ids":{"openalex":"https://openalex.org/W2524782376","doi":"https://doi.org/10.1109/tcad.2016.2613928","mag":"2524782376"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2613928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2613928","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027136761","display_name":"Wen-Hsuan Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]},{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Hsuan Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Realtek Semiconductor Corporation, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Realtek Semiconductor Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Michael Andreas Kochte","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","DEPT of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-1228-3402","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"DEPT of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","DEPT of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"DEPT of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.558,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.71805963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"36","issue":"6","first_page":"1004","last_page":"1017"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.751413106918335},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7063117027282715},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5856974124908447},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5512991547584534},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5259932279586792},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49982500076293945},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46329793334007263},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4356539249420166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4238007962703705},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4179687201976776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3522666394710541},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13909658789634705},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07267028093338013}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.751413106918335},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7063117027282715},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5856974124908447},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5512991547584534},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5259932279586792},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49982500076293945},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46329793334007263},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4356539249420166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4238007962703705},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4179687201976776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3522666394710541},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13909658789634705},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07267028093338013},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2613928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2613928","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G2951923679","display_name":null,"funder_award_id":"102-2221-E-006-270-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G4519024823","display_name":null,"funder_award_id":"104-2811-E-006-036","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W940034703","https://openalex.org/W1915749363","https://openalex.org/W1972749955","https://openalex.org/W1973113226","https://openalex.org/W1981022355","https://openalex.org/W2033459595","https://openalex.org/W2038865432","https://openalex.org/W2042001115","https://openalex.org/W2066530876","https://openalex.org/W2080799543","https://openalex.org/W2083758827","https://openalex.org/W2089318631","https://openalex.org/W2090396476","https://openalex.org/W2094915857","https://openalex.org/W2104330301","https://openalex.org/W2124268206","https://openalex.org/W2133543885","https://openalex.org/W2143502515","https://openalex.org/W2150113875","https://openalex.org/W2171990275","https://openalex.org/W2296529627","https://openalex.org/W2419280736","https://openalex.org/W4232347679","https://openalex.org/W4242674290","https://openalex.org/W6643489841","https://openalex.org/W6643686623"],"related_works":["https://openalex.org/W1990828594","https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230","https://openalex.org/W4237709086"],"abstract_inverted_index":{"Through":[0],"silicon":[1],"vias":[2],"(TSVs)":[3],"play":[4],"an":[5],"important":[6],"role":[7],"in":[8],"3-D":[9,24],"chip":[10],"integration.":[11],"Effective":[12],"and":[13,34,45,53,105],"efficient":[14],"testing":[15],"for":[16,23,51,96],"correct":[17],"operation":[18],"of":[19,36,71,115],"TSVs":[20,40,61],"is":[21],"essential":[22],"integrated":[25],"circuit":[26],"design.":[27],"This":[28],"paper":[29],"addresses":[30],"the":[31,69,72,85,102,111,116],"post-bond":[32],"test":[33,81,104,118],"diagnosis":[35,106],"crosstalk":[37],"faults":[38],"among":[39],"considering":[41],"different":[42],"impact":[43],"ranges,":[44],"proposes":[46],"a":[47,77],"TSV":[48,55,73,80],"grouping":[49],"method":[50],"rectangular":[52],"hexagonal":[54],"placements":[56],"such":[57],"that":[58,83],"as":[59,62,108,110],"many":[60],"possible":[63],"are":[64],"tested":[65],"simultaneously.":[66],"Based":[67],"on":[68],"results":[70,100],"grouping,":[74],"we":[75],"implement":[76],"high-efficiency,":[78],"low-area-overhead":[79],"architecture":[82],"reuses":[84],"existing":[86],"boundary":[87],"scan":[88],"or":[89],"IEEE":[90],"1500":[91],"wrapper":[92],"cells":[93],"typically":[94],"present":[95],"prebond":[97],"testing.":[98],"Experimental":[99],"show":[101],"short":[103],"time":[107],"well":[109],"low":[112],"area":[113],"overhead":[114],"proposed":[117],"architecture.":[119]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}