{"id":"https://openalex.org/W2522076481","doi":"https://doi.org/10.1109/tcad.2016.2611515","title":"ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles","display_name":"ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles","publication_year":2016,"publication_date":"2016-09-20","ids":{"openalex":"https://openalex.org/W2522076481","doi":"https://doi.org/10.1109/tcad.2016.2611515","mag":"2522076481"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2611515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2611515","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101543402","display_name":"Ran Wang","orcid":"https://orcid.org/0000-0002-1434-5662"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ran Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":"https://orcid.org/0000-0002-1434-5662","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451571","display_name":"Guoliang Li","orcid":"https://orcid.org/0000-0001-8334-0446"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guoliang Li","raw_affiliation_strings":["AMD Inc., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD Inc., Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100448653","display_name":"Rui Li","orcid":"https://orcid.org/0000-0003-4372-1791"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rui Li","raw_affiliation_strings":["AMD Inc., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD Inc., Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101487479","display_name":"Jun Qian","orcid":"https://orcid.org/0000-0002-7933-9749"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jun Qian","raw_affiliation_strings":["AMD Inc., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD Inc., Shanghai, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":"https://orcid.org/0000-0003-4475-6435","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101543402"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":0.6398,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68445011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"36","issue":"6","first_page":"1030","last_page":"1042"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4743558168411255},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3308027684688568}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4743558168411255},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3308027684688568}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2611515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2611515","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W128123307","https://openalex.org/W1863819993","https://openalex.org/W1977546455","https://openalex.org/W1980030688","https://openalex.org/W2037939362","https://openalex.org/W2051668240","https://openalex.org/W2067111338","https://openalex.org/W2098934023","https://openalex.org/W2101900253","https://openalex.org/W2102032581","https://openalex.org/W2105282021","https://openalex.org/W2130338034","https://openalex.org/W2135488595","https://openalex.org/W2144149750","https://openalex.org/W2146532765","https://openalex.org/W2154854069","https://openalex.org/W2159871346","https://openalex.org/W2180968341","https://openalex.org/W2587569842","https://openalex.org/W4234998257","https://openalex.org/W4285719527","https://openalex.org/W6605234255","https://openalex.org/W6675465584","https://openalex.org/W6679401744","https://openalex.org/W6733372655"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"Interposer-based":[0],"2.5-D":[1,77,225],"integrated":[2],"circuits":[3],"(ICs)":[4],"enable":[5],"high-density":[6],"interconnects,":[7],"but":[8],"introduce":[9],"new":[10],"challenges":[11],"for":[12,220,224],"the":[13,43,47,55,61,92,99,102,124,137,140,149,160,172,179,183,207,210],"testing":[14,34,97],"of":[15,49,57,98,123,174,185,209],"a":[16],"system-on-chip":[17],"(SoC)":[18],"die":[19,40,142],"on":[20,148],"an":[21,38,86],"interposer.":[22],"This":[23],"paper":[24],"presents":[25],"two":[26,67,163,191,221],"efficient":[27],"ExTest":[28],"scheduling":[29,81,108,216],"strategies":[30,65],"that":[31,46,117],"implements":[32],"interconnect":[33],"between":[35],"tiles":[36,138],"inside":[37,201],"SoC":[39,72,89,141,222],"while":[41],"satisfying":[42],"practical":[44],"constraint":[45],"number":[48,56,173,184],"required":[50],"test":[51,135,161,176,187,203,212],"pins":[52,59],"cannot":[53],"exceed":[54],"available":[58],"at":[60,85],"chip":[62],"level.":[63],"These":[64],"target":[66],"different":[68],"ways":[69],"in":[70,76,90,121,126,139,151,228],"which":[71,91,127,152],"dies":[73,223],"are":[74,143,154,166,195],"wrapped":[75],"ICs.":[78],"The":[79,106,168],"first":[80,169],"approach":[82,109],"is":[83,110],"aimed":[84],"extremely":[87],"large":[88],"wrapper":[93,115],"design":[94],"requires":[95],"concurrent":[96],"interconnects":[100,129],"driving":[101],"tile":[103],"under":[104],"test.":[105],"second":[107,180],"applicable":[111],"to":[112,158,198],"more":[113,119],"general":[114],"designs":[116],"provide":[118],"flexibility":[120],"terms":[122],"manner":[125,150],"these":[128],"can":[130],"be":[131],"tested.":[132],"In":[133,156,189],"both":[134],"strategies,":[136,213],"divided":[144],"into":[145],"groups":[146],"based":[147],"they":[153],"interconnected.":[155],"order":[157],"minimize":[159],"time,":[162],"optimization":[164,218],"solutions":[165],"introduced.":[167],"solution":[170,181],"minimizes":[171,182],"input":[175],"pins,":[177],"and":[178,217],"output":[186],"pins.":[188],"addition,":[190],"subgroup":[192],"configuration":[193],"methods":[194],"further":[196],"proposed":[197,211],"generate":[199],"subgroups":[200],"each":[202],"group.":[204],"To":[205],"highlight":[206],"effectiveness":[208],"we":[214],"present":[215],"results":[219],"ICs":[226],"currently":[227],"production.":[229]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}