{"id":"https://openalex.org/W2511040012","doi":"https://doi.org/10.1109/tcad.2016.2598560","title":"GPU-Accelerated Simulation of Small Delay Faults","display_name":"GPU-Accelerated Simulation of Small Delay Faults","publication_year":2016,"publication_date":"2016-08-30","ids":{"openalex":"https://openalex.org/W2511040012","doi":"https://doi.org/10.1109/tcad.2016.2598560","mag":"2511040012"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2598560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2598560","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101864125","display_name":"Eric Schneider","orcid":"https://orcid.org/0000-0003-2296-1956"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Eric Schneider","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0003-2296-1956","affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael A. Kochte","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088238834","display_name":"Stefan Holst","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Stefan Holst","raw_affiliation_strings":["Department of Creative Informatics, Kyushu Institute of Technology, Iizuka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Creative Informatics, Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084697545","display_name":"Xiaoqing Wen","orcid":"https://orcid.org/0000-0001-8305-604X"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Xiaoqing Wen","raw_affiliation_strings":["Department of Creative Informatics, Kyushu Institute of Technology, Iizuka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Creative Informatics, Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.6859,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.95212167,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"36","issue":"5","first_page":"829","last_page":"841"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7438040375709534},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.6143980622291565},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6052837371826172},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5170682072639465},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5154002904891968},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.5112123489379883},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4969470798969269},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47020870447158813},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4669327139854431},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.44782790541648865},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.44035080075263977},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.43076297640800476},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4169670343399048},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3977433145046234},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3667294979095459},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3456246852874756},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3413483500480652},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.3394913673400879},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3223266005516052},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2616375684738159},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2377670407295227},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.193416565656662},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12442880868911743},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12041860818862915},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07878696918487549}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7438040375709534},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.6143980622291565},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6052837371826172},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5170682072639465},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5154002904891968},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.5112123489379883},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4969470798969269},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47020870447158813},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4669327139854431},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.44782790541648865},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.44035080075263977},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.43076297640800476},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4169670343399048},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3977433145046234},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3667294979095459},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3456246852874756},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3413483500480652},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.3394913673400879},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3223266005516052},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2616375684738159},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2377670407295227},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.193416565656662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12442880868911743},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12041860818862915},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07878696918487549},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2598560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2598560","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1802238363","display_name":null,"funder_award_id":"57155440","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G3544053732","display_name":"Research on Extra-Low-Power Self-Test for LSI Circuits in Implantable Medical Devices","funder_award_id":"25280016","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G7558524473","display_name":"Research on High-Quality Test Method for Avoiding False Testing of Next-Generation Low-Power LSIs","funder_award_id":"15K12003","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320320875","display_name":"Deutscher Akademischer Austauschdienst","ror":"https://ror.org/039djdh30"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W246882494","https://openalex.org/W346138648","https://openalex.org/W612784192","https://openalex.org/W1508076293","https://openalex.org/W1969903927","https://openalex.org/W1974885092","https://openalex.org/W1975338463","https://openalex.org/W1981663184","https://openalex.org/W1982628661","https://openalex.org/W1991398325","https://openalex.org/W1998560100","https://openalex.org/W2002006950","https://openalex.org/W2005319125","https://openalex.org/W2022980973","https://openalex.org/W2059158944","https://openalex.org/W2061946964","https://openalex.org/W2062716389","https://openalex.org/W2067701383","https://openalex.org/W2069802878","https://openalex.org/W2074088078","https://openalex.org/W2095027279","https://openalex.org/W2109986557","https://openalex.org/W2110542678","https://openalex.org/W2111154686","https://openalex.org/W2114313734","https://openalex.org/W2114883494","https://openalex.org/W2120116751","https://openalex.org/W2121321729","https://openalex.org/W2133250872","https://openalex.org/W2134856947","https://openalex.org/W2140004775","https://openalex.org/W2140194001","https://openalex.org/W2145224769","https://openalex.org/W2154695555","https://openalex.org/W2157210245","https://openalex.org/W2160840734","https://openalex.org/W2169061104","https://openalex.org/W2169553754","https://openalex.org/W2277653173","https://openalex.org/W2401610261","https://openalex.org/W3141440412","https://openalex.org/W3146952922","https://openalex.org/W4231973520","https://openalex.org/W4250981202","https://openalex.org/W4254506919","https://openalex.org/W6680095051"],"related_works":["https://openalex.org/W2494330009","https://openalex.org/W2891365107","https://openalex.org/W2100329931","https://openalex.org/W2116514610","https://openalex.org/W2003180247","https://openalex.org/W2400249130","https://openalex.org/W2019185710","https://openalex.org/W2115928213","https://openalex.org/W1982628661","https://openalex.org/W4231973520"],"abstract_inverted_index":{"Delay":[0],"fault":[1,53,84,168],"simulation":[2,31,54,132,169],"is":[3,70],"an":[4],"essential":[5],"task":[6],"during":[7],"test":[8],"pattern":[9],"generation":[10],"and":[11,94,130,155,164],"reliability":[12],"assessment":[13],"of":[14,21,32,67,98,106,133,149,177],"electronic":[15],"circuits.":[16],"With":[17],"the":[18,30,49,65,73,77,82,96,104,158],"high":[19],"sensitivity":[20],"current":[22],"nano-scale":[23],"designs":[24,115,174],"toward":[25],"even":[26],"smallest":[27],"delay":[28,35,135,167],"deviations,":[29],"small":[33,134,166],"gate":[34],"faults":[36,43,69,136],"has":[37],"become":[38],"extremely":[39],"important.":[40],"Since":[41],"these":[42,68],"have":[44],"a":[45,126],"subtle":[46],"impact":[47],"on":[48,57,137],"timing":[50,59,99,107],"behavior,":[51],"traditional":[52],"approaches":[55],"based":[56],"abstract":[58],"models":[60],"are":[61],"not":[62],"sufficient.":[63],"Furthermore,":[64],"detection":[66],"compromised":[71],"by":[72],"ubiquitous":[74],"variations":[75],"in":[76],"manufacturing":[78],"processes,":[79],"which":[80],"causes":[81],"actual":[83],"coverage":[85],"to":[86,91,117],"vary":[87],"from":[88,151],"circuit":[89,92,156],"instance":[90],"instance,":[93],"makes":[95],"use":[97],"accurate":[100,108],"methods":[101],"mandatory.":[102],"However,":[103],"application":[105],"techniques":[109],"quickly":[110],"becomes":[111],"infeasible":[112],"for":[113,128,162,173],"larger":[114],"due":[116],"excessive":[118],"computational":[119,143],"requirements.":[120],"In":[121],"this":[122],"paper,":[123],"we":[124],"present":[125],"method":[127],"fast":[129],"waveform-accurate":[131],"graphics":[138],"processing":[139],"units":[140],"with":[141,175],"exceptional":[142],"performance.":[144],"By":[145],"exploiting":[146],"multiple":[147],"dimensions":[148],"parallelism":[150],"gates,":[152],"faults,":[153],"waveforms,":[154],"instances,":[157],"proposed":[159],"approach":[160],"allows":[161],"timing-accurate":[163],"exhaustive":[165],"under":[170],"process":[171],"variation":[172],"millions":[176],"gates.":[178]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}