{"id":"https://openalex.org/W2469996337","doi":"https://doi.org/10.1109/tcad.2016.2586444","title":"Reliability Analysis of Multiple-Outputs Logic Circuits based on Structure Function Approach","display_name":"Reliability Analysis of Multiple-Outputs Logic Circuits based on Structure Function Approach","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2469996337","doi":"https://doi.org/10.1109/tcad.2016.2586444","mag":"2469996337"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2586444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2586444","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090286350","display_name":"Miroslav Kva\u0161\u0161ay","orcid":"https://orcid.org/0000-0002-6450-5417"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Miroslav Kvassay","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, \u017dilina, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, \u017dilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062264024","display_name":"Elena Zaitseva","orcid":"https://orcid.org/0000-0002-9087-0311"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Elena Zaitseva","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, \u017dilina, Slovakia"],"raw_orcid":"https://orcid.org/0000-0002-9087-0311","affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, \u017dilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017787598","display_name":"Vitaly Levashenko","orcid":"https://orcid.org/0000-0003-1932-3603"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Vitaly Levashenko","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, \u017dilina, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, \u017dilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047927390","display_name":"Jozef Kostoln\u00fd","orcid":"https://orcid.org/0000-0003-4729-7932"},"institutions":[{"id":"https://openalex.org/I3122011922","display_name":"University of \u017dilina","ror":"https://ror.org/031wwwj55","country_code":"SK","type":"education","lineage":["https://openalex.org/I3122011922"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Jozef Kostolny","raw_affiliation_strings":["Department of Informatics, University of \u017dilina, \u017dilina, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of \u017dilina, \u017dilina, Slovakia","institution_ids":["https://openalex.org/I3122011922"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3122011922"],"apc_list":null,"apc_paid":null,"fwci":1.2474,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.816768,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/unavailability","display_name":"Unavailability","score":0.5848518013954163},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5637075304985046},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5613979697227478},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.55596524477005},{"id":"https://openalex.org/keywords/operability","display_name":"Operability","score":0.5091301798820496},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5082206726074219},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.45862406492233276},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4468268156051636},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4235067069530487},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41245919466018677},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3751268684864044},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35065653920173645},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13949695229530334},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12956830859184265},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0871279239654541}],"concepts":[{"id":"https://openalex.org/C2780505938","wikidata":"https://www.wikidata.org/wiki/Q17093282","display_name":"Unavailability","level":2,"score":0.5848518013954163},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5637075304985046},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5613979697227478},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.55596524477005},{"id":"https://openalex.org/C126231374","wikidata":"https://www.wikidata.org/wiki/Q1061298","display_name":"Operability","level":2,"score":0.5091301798820496},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5082206726074219},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.45862406492233276},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4468268156051636},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4235067069530487},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41245919466018677},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3751268684864044},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35065653920173645},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13949695229530334},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12956830859184265},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0871279239654541},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2586444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2586444","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W573989010","https://openalex.org/W1551991454","https://openalex.org/W1967064960","https://openalex.org/W1977279077","https://openalex.org/W1981473248","https://openalex.org/W1989803678","https://openalex.org/W2005165432","https://openalex.org/W2008257616","https://openalex.org/W2028330544","https://openalex.org/W2080498731","https://openalex.org/W2084921041","https://openalex.org/W2099971661","https://openalex.org/W2112767336","https://openalex.org/W2119530531","https://openalex.org/W2133209728","https://openalex.org/W2151955783","https://openalex.org/W2155326466","https://openalex.org/W2162251767","https://openalex.org/W2616049901","https://openalex.org/W4213044399","https://openalex.org/W4247508066","https://openalex.org/W6809075097"],"related_works":["https://openalex.org/W2372402010","https://openalex.org/W2168857195","https://openalex.org/W2243536805","https://openalex.org/W2386022279","https://openalex.org/W3152471554","https://openalex.org/W2373127312","https://openalex.org/W2363153189","https://openalex.org/W4372324531","https://openalex.org/W2006261151","https://openalex.org/W2152365648"],"abstract_inverted_index":{"Reliability":[0],"is":[1,127],"one":[2,16],"of":[3,10,17,29,57,72,83,91,101,104,133,149,152],"the":[4,8,26,55,73,118,122,131,138,147],"principal":[5],"characteristics":[6,35],"in":[7,41,45,141],"design":[9],"many":[11],"systems.":[12,85],"Logic":[13],"circuits":[14,79],"are":[15,21,37,68,80,144],"them.":[18],"These":[19,108],"systems":[20],"very":[22,39],"interesting":[23],"objects":[24],"from":[25],"reliability":[27,46,150],"point":[28],"view,":[30],"because":[31],"they":[32],"have":[33],"some":[34],"that":[36],"not":[38,52],"common":[40],"classical":[42],"approaches":[43,139],"used":[44],"engineering.":[47],"First,":[48],"their":[49],"activity":[50],"depends":[51],"only":[53],"on":[54,64,121,129],"operability":[56],"its":[58],"components":[59,114],"(logic":[60,115],"gates),":[61],"but":[62],"also":[63],"other":[65],"influences,":[66],"which":[67],"represented":[69],"by":[70],"values":[71],"circuit":[74,93,123],"input":[75],"signals.":[76],"Second,":[77],"logic":[78,106],"typical":[81],"instances":[82],"noncoherent":[84],"We":[86],"propose":[87],"a":[88,105,153],"new":[89],"method":[90,126],"computing":[92],"availability":[94],"(unavailability)":[95],"and":[96],"several":[97],"measures":[98,109],"for":[99],"investigation":[100],"topological":[102],"properties":[103],"circuit.":[107],"allow":[110],"us":[111],"to":[112],"detect":[113],"gates)":[116],"with":[117],"greatest":[119],"influence":[120],"operability.":[124],"The":[125],"based":[128],"using":[130,146],"methodology":[132],"Boolean":[134],"differential":[135],"calculus.":[136],"All":[137],"presented":[140],"this":[142],"paper":[143],"illustrated":[145],"example":[148],"analysis":[151],"one-bit":[154],"full":[155],"adder.":[156]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}