{"id":"https://openalex.org/W2468781199","doi":"https://doi.org/10.1109/tcad.2016.2582872","title":"Achieving Versatile and Simultaneous Cache Optimizations With Nonvolatile SRAM","display_name":"Achieving Versatile and Simultaneous Cache Optimizations With Nonvolatile SRAM","publication_year":2016,"publication_date":"2016-06-22","ids":{"openalex":"https://openalex.org/W2468781199","doi":"https://doi.org/10.1109/tcad.2016.2582872","mag":"2468781199"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2582872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2582872","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100431390","display_name":"Rui Wang","orcid":"https://orcid.org/0000-0003-2741-6033"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Wang","raw_affiliation_strings":["State Key Laboratory of Software Development Environment, Beihang University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-2741-6033","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Software Development Environment, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035393218","display_name":"Dan Jia","orcid":"https://orcid.org/0000-0002-1174-7164"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dan Jia","raw_affiliation_strings":["School of Computer Science and Engineering, Beihang University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100455376","display_name":"Tao Li","orcid":"https://orcid.org/0000-0003-1697-8022"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tao Li","raw_affiliation_strings":["ECE Department, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079362609","display_name":"Depei Qian","orcid":"https://orcid.org/0000-0002-5382-1473"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Depei Qian","raw_affiliation_strings":["School of Computer Science and Engineering, Beihang University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4325,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70067909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"36","issue":"2","first_page":"241","last_page":"254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8571277856826782},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7952736020088196},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7391301393508911},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5747155547142029},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5544047355651855},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5291436314582825},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5035571455955505},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.47935038805007935},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.46795380115509033},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.45384520292282104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4400429427623749},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3174692392349243},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2609928846359253},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.058426350355148315}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8571277856826782},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7952736020088196},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7391301393508911},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5747155547142029},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5544047355651855},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5291436314582825},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5035571455955505},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.47935038805007935},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.46795380115509033},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.45384520292282104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4400429427623749},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3174692392349243},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2609928846359253},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.058426350355148315},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2582872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2582872","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1907063791","display_name":null,"funder_award_id":"SKLSDE-2013ZX-22","funder_id":"https://openalex.org/F4320326978","funder_display_name":"State Key Laboratory of Software Development Environment"},{"id":"https://openalex.org/G4779907915","display_name":null,"funder_award_id":"61502019","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6672622761","display_name":null,"funder_award_id":"61133004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7858770703","display_name":null,"funder_award_id":"61361126011","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8351171912","display_name":"\u9ad8\u52a8\u6001\u65e0\u4eba\u673a\u7f16\u961f\u7f51\u7edc\u81ea\u9002\u5e94\u8def\u7531\u65b9\u6cd5\u7814\u7a76","funder_award_id":"61572062","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320326978","display_name":"State Key Laboratory of Software Development Environment","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":71,"referenced_works":["https://openalex.org/W1525107379","https://openalex.org/W1550928833","https://openalex.org/W1976494130","https://openalex.org/W1982398126","https://openalex.org/W2003614021","https://openalex.org/W2014895289","https://openalex.org/W2016073777","https://openalex.org/W2021797032","https://openalex.org/W2029891792","https://openalex.org/W2037904537","https://openalex.org/W2043465878","https://openalex.org/W2047379549","https://openalex.org/W2048588974","https://openalex.org/W2050565026","https://openalex.org/W2051723232","https://openalex.org/W2057766516","https://openalex.org/W2057871298","https://openalex.org/W2064037464","https://openalex.org/W2064977311","https://openalex.org/W2078498955","https://openalex.org/W2082437541","https://openalex.org/W2084007230","https://openalex.org/W2095905546","https://openalex.org/W2096791627","https://openalex.org/W2096867266","https://openalex.org/W2101738713","https://openalex.org/W2102449048","https://openalex.org/W2110999128","https://openalex.org/W2111804126","https://openalex.org/W2113167168","https://openalex.org/W2125428294","https://openalex.org/W2126357937","https://openalex.org/W2127419525","https://openalex.org/W2128922810","https://openalex.org/W2131054871","https://openalex.org/W2135393827","https://openalex.org/W2142358791","https://openalex.org/W2143285027","https://openalex.org/W2143668295","https://openalex.org/W2143823686","https://openalex.org/W2145535077","https://openalex.org/W2148831941","https://openalex.org/W2151395718","https://openalex.org/W2152706327","https://openalex.org/W2155551886","https://openalex.org/W2157587823","https://openalex.org/W2160609361","https://openalex.org/W2160701576","https://openalex.org/W2164348333","https://openalex.org/W2164988937","https://openalex.org/W2165284728","https://openalex.org/W3098517937","https://openalex.org/W3142248664","https://openalex.org/W3143249011","https://openalex.org/W3151327929","https://openalex.org/W3152210458","https://openalex.org/W4234059337","https://openalex.org/W4235106764","https://openalex.org/W4245080405","https://openalex.org/W4247641071","https://openalex.org/W4248310916","https://openalex.org/W4253202538","https://openalex.org/W4285719527","https://openalex.org/W6631362855","https://openalex.org/W6632802079","https://openalex.org/W6674416589","https://openalex.org/W6675246879","https://openalex.org/W6683448178","https://openalex.org/W6684301617","https://openalex.org/W6819430493","https://openalex.org/W6830300290"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W2734782074","https://openalex.org/W2363769136","https://openalex.org/W2012518269","https://openalex.org/W2086718556","https://openalex.org/W2146079099","https://openalex.org/W1965891727","https://openalex.org/W57688818","https://openalex.org/W1496086148"],"abstract_inverted_index":{"The":[0],"efficiency":[1,105],"of":[2,102,120],"caches":[3],"plays":[4],"a":[5,15,126,131],"vital":[6],"role":[7],"in":[8,100],"microprocessors.":[9],"In":[10],"this":[11,33],"paper,":[12],"we":[13,48,152],"introduce":[14],"novel":[16],"and":[17,45,78,106,155,164],"flexible":[18],"cache":[19,54,70,73,99,111,128,142,161],"substrate,":[20],"which":[21],"integrates":[22],"nonvolatile":[23,34],"memory":[24],"devices":[25],"into":[26],"the":[27,51,68,80,93,97,109,118,136,140,160],"standard":[28],"SRAM":[29,35,43],"cells.":[30],"By":[31],"allowing":[32],"(NV-SRAM)":[36],"cell":[37],"to":[38,89,116,158],"store":[39],"inconsistent":[40],"data":[41],"between":[42],"portion":[44],"NV":[46],"portion,":[47],"show":[49],"that":[50,134],"proposed":[52,110],"NV2-SRAM":[53,69,141],"not":[55],"only":[56],"provides":[57],"enriched":[58],"functionalities,":[59],"but":[60],"also":[61,86],"allows":[62],"simultaneous":[63,150],"multiple":[64],"optimizations.":[65],"For":[66],"example,":[67],"can":[71,85,113],"reduce":[72],"misses":[74],"caused":[75],"by":[76,82,122],"context-switching":[77],"improve":[79,117],"performance":[81,119,146,163],"15%.":[83],"It":[84],"save":[87],"up":[88],"67%":[90],"energy":[91],"over":[92],"SRAM-based":[94],"cache,":[95],"outperforming":[96],"drowsy":[98],"terms":[101],"both":[103],"power":[104],"reliability.":[107],"Moreover,":[108],"architecture":[112,154],"be":[114],"used":[115],"prefetching":[121],"10%.":[123],"Comparing":[124],"with":[125,130],"conventional":[127],"(equipped":[129],"victim":[132],"buffer)":[133],"occupies":[135],"same":[137],"die":[138],"area,":[139],"gains":[143],"an":[144],"11%":[145],"benefit.":[147],"To":[148],"achieve":[149],"optimizations,":[151],"propose":[153],"OS":[156],"support":[157],"optimize":[159],"power,":[162],"reliability":[165],"concurrently":[166],"on":[167],"multicore-based":[168],"systems.":[169]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}
