{"id":"https://openalex.org/W2345908052","doi":"https://doi.org/10.1109/tcad.2016.2565204","title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","display_name":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","publication_year":2016,"publication_date":"2016-05-09","ids":{"openalex":"https://openalex.org/W2345908052","doi":"https://doi.org/10.1109/tcad.2016.2565204","mag":"2345908052"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2565204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2565204","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006132600","display_name":"Jeffrey Goeders","orcid":"https://orcid.org/0000-0002-9822-6926"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jeffrey Goeders","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-9822-6926","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":5.6231,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.96338716,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"36","issue":"1","first_page":"83","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8601424694061279},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.7730392217636108},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7041833996772766},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6521823406219482},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5458611845970154},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4922308027744293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44852322340011597},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4211328327655792},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1726371943950653},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14225676655769348},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11483016610145569}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8601424694061279},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.7730392217636108},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7041833996772766},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6521823406219482},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5458611845970154},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4922308027744293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44852322340011597},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4211328327655792},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1726371943950653},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14225676655769348},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11483016610145569}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2565204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2565204","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6399999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W124174006","https://openalex.org/W1600324942","https://openalex.org/W1896135369","https://openalex.org/W1970032753","https://openalex.org/W1981868262","https://openalex.org/W2009541799","https://openalex.org/W2024441281","https://openalex.org/W2044605272","https://openalex.org/W2051059258","https://openalex.org/W2057807751","https://openalex.org/W2071754498","https://openalex.org/W2072073269","https://openalex.org/W2072367650","https://openalex.org/W2082209142","https://openalex.org/W2095761111","https://openalex.org/W2105993342","https://openalex.org/W2107662612","https://openalex.org/W2120263045","https://openalex.org/W2121851099","https://openalex.org/W2123198997","https://openalex.org/W2127699991","https://openalex.org/W2141261568","https://openalex.org/W2141919235","https://openalex.org/W2153185479","https://openalex.org/W2162925013","https://openalex.org/W2166244873","https://openalex.org/W2257686317","https://openalex.org/W2277693808","https://openalex.org/W2279557156","https://openalex.org/W2323656358","https://openalex.org/W3143275871","https://openalex.org/W4243200998","https://openalex.org/W4246166885","https://openalex.org/W6639842462","https://openalex.org/W6676052100","https://openalex.org/W6678091135","https://openalex.org/W6692159191"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W138412134","https://openalex.org/W3147005146","https://openalex.org/W2108078705","https://openalex.org/W2993910401","https://openalex.org/W2062141481","https://openalex.org/W1836768014"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"promises":[3],"to":[4,26,35,85,111,121,140,150,170,176],"increase":[5],"designer":[6],"productivity":[7],"in":[8,74,126],"the":[9,19,28,39,58,65,75,112,127,130,182],"face":[10],"of":[11,21,30,41,129,184,197,209],"increasing":[12],"field-programmable":[13],"gate":[14],"array":[15],"sizes,":[16],"and":[17,67,107,165],"broaden":[18],"market":[20],"use,":[22],"allowing":[23],"software":[24,51,114],"designers":[25,47,120],"reap":[27],"benefits":[29],"hardware":[31,79,105],"implementation.":[32],"One":[33],"roadblock":[34],"HLS":[36,123,141],"adoption":[37],"is":[38],"lack":[40],"an":[42,172],"in-system":[43,81],"debugging":[44,99],"infrastructure.":[45],"Although":[46],"can":[48,62,188,203],"run":[49],"their":[50],"code":[52],"on":[53],"a":[54,98,145],"workstation,":[55],"or":[56],"simulate":[57],"register-transfer":[59],"level,":[60],"neither":[61],"reliably":[63],"capture":[64],"behaviors,":[66],"therefore":[68],"bugs,":[69],"that":[70,187],"may":[71],"be":[72,151,189],"present":[73,97,135],"final":[76],"system.":[77],"Debugging":[78],"circuits":[80,124],"requires":[82],"using":[83,171],"signal-tracing":[84,137],"record":[86,204],"circuit":[87],"behavior":[88],"for":[89],"later":[90],"offline":[91,166],"analysis.":[92],"In":[93],"this":[94],"paper,":[95],"we":[96],"architecture,":[100],"which":[101,143,160],"automatically":[102],"records":[103],"key":[104],"signals,":[106],"relates":[108],"them":[109],"back":[110],"original":[113,131],"source":[115,132],"code.":[116,133,211],"This":[117],"architecture":[118,180,202],"allows":[119],"debug":[122],"in-system,":[125],"context":[128],"We":[134],"several":[136],"techniques,":[138],"tailored":[139],"circuits,":[142],"allow":[144],"much":[146],"longer":[147],"execution":[148,185],"trace":[149,186,198],"captured.":[152],"These":[153],"techniques":[154],"include":[155],"signal":[156,167],"compression,":[157],"dynamically":[158],"changing":[159],"signals":[161],"are":[162],"recorded":[163,190],"cycle-by-cycle,":[164],"restoration.":[168],"Compared":[169],"embedded":[173],"logic":[174],"analyzer":[175],"perform":[177],"signal-tracing,":[178],"our":[179,201],"increases":[181],"length":[183],"by":[191],"127X.":[192],"For":[193],"each":[194],"100":[195],"Kb":[196],"buffer":[199],"memory,":[200],"15":[205],"369":[206],"executed":[207],"lines":[208],"C":[210]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}