{"id":"https://openalex.org/W2317102578","doi":"https://doi.org/10.1109/tcad.2016.2550583","title":"More Power Reduction With 3-Tier Logic-on-Logic 3-D ICs","display_name":"More Power Reduction With 3-Tier Logic-on-Logic 3-D ICs","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2317102578","doi":"https://doi.org/10.1109/tcad.2016.2550583","mag":"2317102578"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2550583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2550583","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032455044","display_name":"Taigon Song","orcid":"https://orcid.org/0000-0001-5243-4132"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taigon Song","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5243-4132","affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055630366","display_name":"Shreepad Panth","orcid":"https://orcid.org/0000-0001-6296-8453"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shreepad Panth","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006480584","display_name":"Yoo-Jin Chae","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoo-Jin Chae","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1782,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53848134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"35","issue":"12","first_page":"2056","last_page":"2067"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9868000149726868,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9758999943733215,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6136792898178101},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5781974792480469},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5628092288970947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5600341558456421},{"id":"https://openalex.org/keywords/tier-2-network","display_name":"Tier 2 network","score":0.5180075764656067},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4883289039134979},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.48173025250434875},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4738735854625702},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4729466438293457},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4700283706188202},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4593191146850586},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4398941993713379},{"id":"https://openalex.org/keywords/face","display_name":"Face (sociological concept)","score":0.4272048771381378},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40065959095954895},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33420461416244507},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27126002311706543},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15151068568229675},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08675006031990051}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6136792898178101},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5781974792480469},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5628092288970947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5600341558456421},{"id":"https://openalex.org/C160016529","wikidata":"https://www.wikidata.org/wiki/Q2484317","display_name":"Tier 2 network","level":2,"score":0.5180075764656067},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4883289039134979},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.48173025250434875},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4738735854625702},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4729466438293457},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4700283706188202},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4593191146850586},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4398941993713379},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.4272048771381378},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40065959095954895},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33420461416244507},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27126002311706543},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15151068568229675},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08675006031990051},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2016.2550583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2550583","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3470002320","display_name":null,"funder_award_id":"2239.0001","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G8703258237","display_name":null,"funder_award_id":"ICSS Task 2293","funder_id":"https://openalex.org/F4320307102","funder_display_name":"Intel Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1988854125","https://openalex.org/W2031235329","https://openalex.org/W2087985451","https://openalex.org/W2107304970","https://openalex.org/W2108361819","https://openalex.org/W2113127612","https://openalex.org/W2113453347","https://openalex.org/W2134071101","https://openalex.org/W2140843923","https://openalex.org/W2143807959","https://openalex.org/W2155707315","https://openalex.org/W2161129061","https://openalex.org/W2296008058","https://openalex.org/W4241837694","https://openalex.org/W6672578677","https://openalex.org/W6676317001","https://openalex.org/W6680933775"],"related_works":["https://openalex.org/W2028082191","https://openalex.org/W1965050610","https://openalex.org/W2809933636","https://openalex.org/W2994788014","https://openalex.org/W1990789187","https://openalex.org/W2076263604","https://openalex.org/W2032655623","https://openalex.org/W2493084514","https://openalex.org/W2886805502","https://openalex.org/W2158921969"],"abstract_inverted_index":{"Low-power":[0],"is":[1],"one":[2,60],"of":[3],"the":[4,59,97,191],"key":[5],"driving":[6],"forces":[7],"in":[8,42,64,102,129,187],"modern":[9],"very":[10],"large":[11],"scale":[12],"integration":[13],"systems.":[14],"Recent":[15],"studies":[16,33],"show":[17],"that":[18,58,96,123,142],"3-D":[19,52,66,77,154,171,180,199],"integrated":[20,145],"circuits":[21],"(ICs)":[22],"offer":[23,69],"a":[24],"significant":[25],"power":[26,71,134,156,176,204],"saving":[27,72],"over":[28,178,184,206],"2-D":[29,148,185,207],"ICs.":[30,53,208],"However,":[31],"these":[32,124],"are":[34,91,143],"mainly":[35],"limited":[36],"to":[37,49,151],"two-tier":[38],"(2-tier)":[39],"designs.":[40],"Thus,":[41],"this":[43],"paper,":[44],"we":[45,94,137],"extend":[46],"our":[47,164,169,197],"target":[48],"three-tier":[50],"(3-tier)":[51],"This":[54,120],"paper":[55,121],"first":[56],"shows":[57,122],"additional":[61,127],"tier":[62],"available":[63],"3-tier":[65,153,170,198],"ICs":[67,172,186,200],"does":[68],"more":[70,81,133,175,203],"compared":[73],"with":[74],"their":[75],"2-tier":[76,179],"IC":[78,149,155],"counterparts,":[79],"but":[80],"careful":[82],"floorplanning,":[83],"through-silicon":[84],"via":[85],"management,":[86],"and":[87,111,114,117,182],"block":[88],"folding":[89],"considerations":[90],"required.":[92],"Second,":[93],"find":[95],"3-tiers":[98],"can":[99],"be":[100],"bonded":[101],"several":[103],"different":[104],"ways:":[105],"1)":[106],"face-to-back":[107,112],"only;":[108],"2)":[109],"face-to-face":[110,118],"combined;":[113],"3)":[115],"back-to-back":[116],"combined.":[119],"choices":[125],"pose":[126],"challenges":[128],"design":[130,166],"optimizations":[131],"for":[132],"saving.":[135],"Lastly,":[136],"develop":[138],"effective":[139],"computer-aided-design":[140],"solutions":[141],"seamlessly":[144],"into":[146],"commercial":[147],"tools":[150],"handle":[152],"optimization":[157],"under":[158,190],"various":[159],"bonding":[160],"style":[161],"options.":[162],"With":[163],"low-power":[165],"methods":[167],"combined,":[168],"provide":[173,201],"-14.8%":[174],"reduction":[177,205],"ICs,":[181],"-36.0%":[183],"microprocessor":[188],"cores":[189],"same":[192],"performance.":[193],"In":[194],"full-chip":[195],"microprocessors,":[196],"-27.2%":[202]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}