{"id":"https://openalex.org/W2309086850","doi":"https://doi.org/10.1109/tcad.2016.2545408","title":"Efficient Hardware Design of Iterative Stencil Loops","display_name":"Efficient Hardware Design of Iterative Stencil Loops","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2309086850","doi":"https://doi.org/10.1109/tcad.2016.2545408","mag":"2309086850"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2016.2545408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2545408","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/217525","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062883620","display_name":"Vincenzo Rana","orcid":"https://orcid.org/0000-0001-6851-1737"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Vincenzo Rana","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","institution_ids":[]},{"raw_affiliation_string":"DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052658411","display_name":"Ivan Beretta","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ivan Beretta","raw_affiliation_strings":["Embedded Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","institution_ids":[]},{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082281016","display_name":"Francesco Bruschi","orcid":"https://orcid.org/0000-0001-5669-2788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Bruschi","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","institution_ids":[]},{"raw_affiliation_string":"DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105935100","display_name":"Alessandro Antonio Nacci","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro A. Nacci","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","institution_ids":[]},{"raw_affiliation_string":"DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["Embedded Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","institution_ids":[]},{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEI -Po-litecnico di Milano, Via Ponzio 34/5, Milano, Italy","institution_ids":[]},{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, Lausanne, Switzerland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5062883620"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.64,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65847442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"35","issue":"12","first_page":"2018","last_page":"2031"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.8427404761314392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8193893432617188},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6440795063972473},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5929011702537537},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5722594261169434},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4850125014781952},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4633524715900421},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45983073115348816},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.45309147238731384},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.4335671067237854},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4273017346858978},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4113842844963074},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3849557340145111},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3494907021522522},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34209126234054565},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.2950632870197296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21712347865104675},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09288227558135986}],"concepts":[{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.8427404761314392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8193893432617188},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6440795063972473},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5929011702537537},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5722594261169434},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4850125014781952},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4633524715900421},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45983073115348816},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.45309147238731384},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.4335671067237854},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4273017346858978},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4113842844963074},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3849557340145111},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3494907021522522},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34209126234054565},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.2950632870197296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21712347865104675},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09288227558135986},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tcad.2016.2545408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2016.2545408","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:westminsterresearch.westminster.ac.uk:9yx06","is_oa":false,"landing_page_url":"https://doi.org/10.1109/TCAD.2016.2545408","pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"journal-article"},{"id":"pmh:oai:westminsterresearch.wmin.ac.uk:17887","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:infoscience.epfl.ch:217525","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/217525","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:re.public.polimi.it:11311/1009339","is_oa":true,"landing_page_url":"http://hdl.handle.net/11311/1009339","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:217525","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/217525","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":56,"referenced_works":["https://openalex.org/W657840937","https://openalex.org/W1491178396","https://openalex.org/W1498175716","https://openalex.org/W1498657264","https://openalex.org/W1506146647","https://openalex.org/W1527739368","https://openalex.org/W1547909858","https://openalex.org/W1578985305","https://openalex.org/W1680848026","https://openalex.org/W1967264375","https://openalex.org/W1977937121","https://openalex.org/W1987588924","https://openalex.org/W1997597015","https://openalex.org/W2000938431","https://openalex.org/W2002252837","https://openalex.org/W2003798513","https://openalex.org/W2005089986","https://openalex.org/W2010781326","https://openalex.org/W2023047220","https://openalex.org/W2023542330","https://openalex.org/W2029988392","https://openalex.org/W2037185067","https://openalex.org/W2099409587","https://openalex.org/W2101505100","https://openalex.org/W2101512909","https://openalex.org/W2104512032","https://openalex.org/W2105183228","https://openalex.org/W2110902796","https://openalex.org/W2116975878","https://openalex.org/W2118732856","https://openalex.org/W2134523776","https://openalex.org/W2141280299","https://openalex.org/W2142706574","https://openalex.org/W2149479098","https://openalex.org/W2152194343","https://openalex.org/W2154078685","https://openalex.org/W2154991996","https://openalex.org/W2158406801","https://openalex.org/W2160869195","https://openalex.org/W2162316812","https://openalex.org/W2172020115","https://openalex.org/W2172212694","https://openalex.org/W2177184637","https://openalex.org/W2363933290","https://openalex.org/W2494021458","https://openalex.org/W2739150593","https://openalex.org/W4243195532","https://openalex.org/W6622017143","https://openalex.org/W6632931055","https://openalex.org/W6637534752","https://openalex.org/W6674977967","https://openalex.org/W6675794486","https://openalex.org/W6682540531","https://openalex.org/W6684285338","https://openalex.org/W6707510529","https://openalex.org/W6741460886"],"related_works":["https://openalex.org/W2336044659","https://openalex.org/W4282568311","https://openalex.org/W4313484792","https://openalex.org/W2951473296","https://openalex.org/W2883928845","https://openalex.org/W4288420200","https://openalex.org/W4285346947","https://openalex.org/W3145095675","https://openalex.org/W4365793791","https://openalex.org/W3134072570"],"abstract_inverted_index":{"A":[0],"large":[1],"number":[2],"of":[3,16,29,37,62,72,77,85,121,127],"algorithms":[4,39],"for":[5],"multidimensional":[6],"signals":[7],"processing":[8,65],"and":[9,104,125],"scientific":[10],"computation":[11],"come":[12],"in":[13,58],"the":[14,96,110],"form":[15],"iterative":[17],"stencil":[18],"loops":[19],"(ISLs),":[20],"whose":[21,115],"data":[22,64],"dependencies":[23],"span":[24],"across":[25],"multiple":[26],"iterations.":[27],"Because":[28],"their":[30],"complex":[31],"inner":[32],"structure,":[33],"automatic":[34,53],"hardware":[35],"acceleration":[36],"such":[38],"is":[40,91,117],"traditionally":[41],"considered":[42],"as":[43],"a":[44,59,70,83],"difficult":[45],"task.":[46],"In":[47],"this":[48],"paper,":[49],"we":[50],"introduce":[51],"an":[52],"design":[54],"flow":[55],"that":[56,68,76,109,120],"identifies,":[57],"wide":[60],"family":[61],"bidimensional":[63],"algorithms,":[66],"subportions":[67],"exhibit":[69],"kind":[71],"parallelism":[73],"close":[74],"to":[75,94,101,119],"ISLs;":[78],"these":[79],"are":[80],"mapped":[81],"onto":[82],"space":[84],"highly":[86],"optimized":[87,123],"ad-hoc":[88],"architectures,":[89],"which":[90],"efficiently":[92],"explored":[93],"identify":[95],"best":[97],"implementations":[98],"with":[99],"respect":[100],"both":[102],"area":[103],"throughput.":[105],"Experimental":[106],"results":[107],"show":[108],"proposed":[111],"methodology":[112],"generates":[113],"circuits":[114],"performance":[116],"comparable":[118],"manually":[122],"solutions,":[124],"orders":[126],"magnitude":[128],"higher":[129],"than":[130],"those":[131],"generated":[132],"by":[133],"commercial":[134],"high-level":[135],"synthesis":[136],"tools.":[137]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}