{"id":"https://openalex.org/W2344478748","doi":"https://doi.org/10.1109/tcad.2015.2504329","title":"Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed-Signal Circuits by Reusing Early-Stage Data","display_name":"Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed-Signal Circuits by Reusing Early-Stage Data","publication_year":2015,"publication_date":"2015-11-30","ids":{"openalex":"https://openalex.org/W2344478748","doi":"https://doi.org/10.1109/tcad.2015.2504329","mag":"2344478748"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2504329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2504329","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100702415","display_name":"Fa Wang","orcid":"https://orcid.org/0000-0002-8117-1914"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fa Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046471549","display_name":"Paolo Cachecho","orcid":null},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Paolo Cachecho","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056311865","display_name":"Wangyang Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wangyang Zhang","raw_affiliation_strings":["Cadence Design Systems Inc., Pittsburgh, PA, USA","Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems Inc., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112215315","display_name":"Shupeng Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shupeng Sun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100353869","display_name":"Xin Li","orcid":"https://orcid.org/0000-0002-4510-2436"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xin Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071376756","display_name":"Rouwaida Kanj","orcid":"https://orcid.org/0000-0002-3519-2917"},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Rouwaida Kanj","raw_affiliation_strings":["Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088326953","display_name":"Chenjie Gu","orcid":"https://orcid.org/0000-0002-1339-4534"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenjie Gu","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9718,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.79924795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"35","issue":"8","first_page":"1255","last_page":"1268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7780482769012451},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7362663745880127},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5598719716072083},{"id":"https://openalex.org/keywords/bayesian-inference","display_name":"Bayesian inference","score":0.49930500984191895},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4588518738746643},{"id":"https://openalex.org/keywords/bayesian-probability","display_name":"Bayesian probability","score":0.43765848875045776},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4332336187362671},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.431024432182312},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.43089181184768677},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4234689772129059},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4149724841117859},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.410763680934906},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.37774285674095154},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.36037296056747437},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3397114872932434},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23313450813293457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13266658782958984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09584283828735352}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7780482769012451},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7362663745880127},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5598719716072083},{"id":"https://openalex.org/C160234255","wikidata":"https://www.wikidata.org/wiki/Q812535","display_name":"Bayesian inference","level":3,"score":0.49930500984191895},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4588518738746643},{"id":"https://openalex.org/C107673813","wikidata":"https://www.wikidata.org/wiki/Q812534","display_name":"Bayesian probability","level":2,"score":0.43765848875045776},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4332336187362671},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.431024432182312},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.43089181184768677},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4234689772129059},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4149724841117859},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.410763680934906},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.37774285674095154},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.36037296056747437},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3397114872932434},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23313450813293457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13266658782958984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09584283828735352},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2015.2504329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2504329","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.421.1359","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.421.1359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.ece.cmu.edu/~xinli/papers/2013_DAC_bmf.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G8959177541","display_name":null,"funder_award_id":"CCF\u20131316363","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320309999","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21"},{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1663973292","https://openalex.org/W1983837873","https://openalex.org/W1985691370","https://openalex.org/W1989728241","https://openalex.org/W1996546647","https://openalex.org/W2017361567","https://openalex.org/W2021819681","https://openalex.org/W2044771513","https://openalex.org/W2071284784","https://openalex.org/W2076875478","https://openalex.org/W2079374105","https://openalex.org/W2081023708","https://openalex.org/W2092773574","https://openalex.org/W2100992121","https://openalex.org/W2102649620","https://openalex.org/W2110073735","https://openalex.org/W2111080724","https://openalex.org/W2129898575","https://openalex.org/W2137626494","https://openalex.org/W2140735333","https://openalex.org/W2141004763","https://openalex.org/W2144083265","https://openalex.org/W2153797910","https://openalex.org/W2167175161","https://openalex.org/W2167508000","https://openalex.org/W2539993258","https://openalex.org/W2594639291","https://openalex.org/W4241929527","https://openalex.org/W4250010948"],"related_works":["https://openalex.org/W2253391080","https://openalex.org/W2365383750","https://openalex.org/W1590828620","https://openalex.org/W2147968839","https://openalex.org/W144590410","https://openalex.org/W2100447044","https://openalex.org/W2113225350","https://openalex.org/W1435266366","https://openalex.org/W1156564840","https://openalex.org/W4231669191"],"abstract_inverted_index":{"Efficient":[0],"performance":[1,32,69,87],"modeling":[2,33,70,85,162],"of":[3,51,104],"today's":[4],"analog":[5],"and":[6,21,91,121,124],"mixed-signal":[7],"circuits":[8],"is":[9,36,53,81],"an":[10,60],"important":[11],"yet":[12],"challenging":[13],"task,":[14],"due":[15],"to":[16,38,44,54,66,98,155],"the":[17,56,86,100,149,160],"high-dimensional":[18],"variation":[19],"space":[20],"expensive":[22],"circuit":[23,134],"simulation.":[24],"In":[25],"this":[26,46,131],"paper,":[27],"we":[28],"propose":[29],"a":[30,72,79,138],"novel":[31],"algorithm":[34],"that":[35,148],"referred":[37],"as":[39],"Bayesian":[40,95],"model":[41],"fusion":[42],"(BMF)":[43],"address":[45],"challenge.":[47],"The":[48],"key":[49],"idea":[50],"BMF":[52,102,151],"borrow":[55],"information":[57],"collected":[58],"from":[59],"early":[61,90],"stage":[62,74],"(e.g.,":[63,75],"schematic":[64],"level)":[65],"facilitate":[67],"efficient":[68],"at":[71],"late":[73,92],"post":[76],"layout).":[77],"Such":[78],"goal":[80],"achieved":[82],"by":[83],"statistically":[84],"correlation":[88],"between":[89],"stages":[93],"through":[94],"inference.":[96],"Furthermore,":[97],"make":[99],"proposed":[101,150],"method":[103,152],"practical":[105],"utility,":[106],"four":[107],"implementation":[108],"issues,":[109],"including:":[110],"1)":[111],"prior":[112,116,123],"mapping;":[113],"2)":[114],"missing":[115],"knowledge;":[117],"3)":[118],"fast":[119],"solver;":[120],"4)":[122],"hyper-parameter":[125],"selection,":[126],"are":[127],"carefully":[128],"considered":[129],"in":[130,137],"paper.":[132],"Two":[133],"examples":[135],"designed":[136],"commercial":[139],"32":[140],"nm":[141],"CMOS":[142],"silicon":[143],"on":[144],"insulator":[145],"process":[146],"demonstrate":[147],"achieves":[153],"up":[154],"9\u00d7":[156],"runtime":[157],"speed-up":[158],"over":[159],"traditional":[161],"technique":[163],"without":[164],"surrendering":[165],"any":[166],"accuracy.":[167]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":20},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}