{"id":"https://openalex.org/W2310466831","doi":"https://doi.org/10.1109/tcad.2015.2488488","title":"Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction","display_name":"Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction","publication_year":2015,"publication_date":"2015-10-08","ids":{"openalex":"https://openalex.org/W2310466831","doi":"https://doi.org/10.1109/tcad.2015.2488488","mag":"2310466831"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2488488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2488488","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066227499","display_name":"Lars Bauer","orcid":"https://orcid.org/0000-0003-0253-4594"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Bauer","raw_affiliation_strings":["Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063508488","display_name":"J\u00f6rg Henkel","orcid":"https://orcid.org/0000-0001-9602-2922"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jorg Henkel","raw_affiliation_strings":["Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":1.1662,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.82042152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"35","issue":"4","first_page":"651","last_page":"664"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7433366775512695},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7372442483901978},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5669431686401367},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5499441623687744},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5468137860298157},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5436645150184631},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5262838006019592},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5194405913352966},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46017542481422424},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42255815863609314},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31219983100891113},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.13823562860488892},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09931433200836182},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06886044144630432},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05736565589904785}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7433366775512695},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7372442483901978},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5669431686401367},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5499441623687744},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5468137860298157},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5436645150184631},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5262838006019592},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5194405913352966},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46017542481422424},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42255815863609314},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31219983100891113},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.13823562860488892},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09931433200836182},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06886044144630432},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05736565589904785},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2488488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2488488","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W361445374","https://openalex.org/W1979978831","https://openalex.org/W2015691124","https://openalex.org/W2016979414","https://openalex.org/W2058752853","https://openalex.org/W2068563131","https://openalex.org/W2075293780","https://openalex.org/W2078901575","https://openalex.org/W2084416612","https://openalex.org/W2088347047","https://openalex.org/W2106754364","https://openalex.org/W2107304970","https://openalex.org/W2109292926","https://openalex.org/W2114542420","https://openalex.org/W2115172404","https://openalex.org/W2118811116","https://openalex.org/W2120829734","https://openalex.org/W2126112620","https://openalex.org/W2129381159","https://openalex.org/W2129816520","https://openalex.org/W2131413854","https://openalex.org/W2142012233","https://openalex.org/W2143807959","https://openalex.org/W2148797773","https://openalex.org/W2152933730","https://openalex.org/W2153378664","https://openalex.org/W2167414164","https://openalex.org/W2169865228","https://openalex.org/W2545500460","https://openalex.org/W3112784795","https://openalex.org/W3139689176","https://openalex.org/W4232453610","https://openalex.org/W4244814458","https://openalex.org/W4245045245","https://openalex.org/W4247823503","https://openalex.org/W6679004590"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W1992487929","https://openalex.org/W2083934844","https://openalex.org/W2800626838"],"abstract_inverted_index":{"On-chip":[0],"dynamic":[1],"random":[2],"access":[3,118],"memory":[4,13],"(DRAM)":[5],"cache":[6,33,40,109,122,171,248],"has":[7],"been":[8],"recently":[9],"employed":[10],"in":[11],"the":[12,17,31,38,48,54,98,120,133,138,155,161,175,181,225],"hierarchy":[14,172],"to":[15,119,238],"mitigate":[16],"widening":[18],"latency":[19,42,106,162],"gap":[20],"between":[21],"high-speed":[22],"cores":[23],"and":[24,37,87,104,163,173,194,218,235],"off-chip":[25],"memory.":[26],"Two":[27],"important":[28],"parameters":[29,51],"are":[30,65],"DRAM":[32,39,55,61,76,107,121,170,204,247],"miss":[34,164],"rate":[35,165],"(D$-MR)":[36],"hit":[41,93,126,140,157],"(D$-HL),":[43],"as":[44],"they":[45],"strongly":[46],"influence":[47],"performance.":[49,183],"These":[50],"depend":[52],"upon":[53,137],"set":[56,62,77,211],"mapping":[57,63,78,212],"policy.":[58],"Recently":[59],"proposed":[60,134],"policies":[64,79,179,187],"predominantly":[66],"optimized":[67],"for":[68,202,246],"either":[69],"D$-MR":[70,83],"or":[71,127],"D$-HL.":[72],"We":[73,159,184],"propose":[74,101],"novel":[75,148],"that":[80,112,152],"simultaneously":[81],"reduce":[82],"(via":[84,89],"high":[85],"associativity)":[86],"D$-HL":[88],"improved":[90],"row":[91],"buffer":[92],"rates).":[94],"To":[95,142],"further":[96],"improve":[97,224],"D$-HL,":[99],"we":[100,145],"a":[102,125,128,147,169,189,207],"small":[103],"low":[105],"Tag":[108],"(DTC)":[110],"structure":[111],"can":[113],"quickly":[114],"determine":[115],"whether":[116],"an":[117],"will":[123],"be":[124],"miss.":[129],"The":[130],"performance":[131,197],"of":[132,177,192],"DTC":[135,139,149,156,217,221],"depends":[136],"rate.":[141,158],"increase":[143],"it,":[144],"present":[146],"insertion":[150,222],"policy":[151,213,223],"also":[153],"increases":[154],"investigate":[160],"tradeoffs":[166],"when":[167],"designing":[168],"analyze":[174],"effects":[176],"different":[178],"on":[180,188],"overall":[182],"evaluate":[185],"our":[186,210,216],"wide":[190],"variety":[191],"workloads":[193],"compare":[195],"its":[196,219],"with":[198,215],"three":[199],"recent":[200],"proposals":[201],"on-chip":[203],"caches.":[205],"For":[206],"16-core":[208],"system,":[209],"along":[214],"adaptive":[220],"harmonic":[226],"mean":[227],"instruction":[228],"per":[229],"cycle":[230],"throughput":[231],"by":[232],"25.4%,":[233],"15.5%,":[234],"7.3%":[236],"compared":[237],"state-of-the-art,":[239],"while":[240],"requiring":[241],"55%":[242],"less":[243],"storage":[244],"overhead":[245],"hit/miss":[249],"prediction.":[250]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}