{"id":"https://openalex.org/W2339218248","doi":"https://doi.org/10.1109/tcad.2015.2481794","title":"Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs","display_name":"Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs","publication_year":2015,"publication_date":"2015-09-24","ids":{"openalex":"https://openalex.org/W2339218248","doi":"https://doi.org/10.1109/tcad.2015.2481794","mag":"2339218248"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2481794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2481794","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101967869","display_name":"Subhendu Roy","orcid":"https://orcid.org/0000-0001-8554-563X"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhendu Roy","raw_affiliation_strings":["Cadence Design Systems, San Jose, CA, USA","The University of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059471428","display_name":"Mihir Choudhury","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mihir Choudhury","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045722906","display_name":"Ruchir Puri","orcid":"https://orcid.org/0009-0006-8803-7079"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ruchir Puri","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5549,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.85462737,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"35","issue":"5","first_page":"820","last_page":"831"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7305532693862915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4785885810852051},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4703650176525116},{"id":"https://openalex.org/keywords/polynomial","display_name":"Polynomial","score":0.4171481132507324},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4068663716316223},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3997526168823242},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37026700377464294},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10212859511375427}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7305532693862915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4785885810852051},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4703650176525116},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.4171481132507324},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4068663716316223},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3997526168823242},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37026700377464294},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10212859511375427},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2481794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2481794","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1604826642","https://openalex.org/W1963965124","https://openalex.org/W1979306010","https://openalex.org/W1994560221","https://openalex.org/W2054115349","https://openalex.org/W2061485512","https://openalex.org/W2074224805","https://openalex.org/W2097414281","https://openalex.org/W2131647018","https://openalex.org/W2140854523","https://openalex.org/W2141971978","https://openalex.org/W2141984024","https://openalex.org/W2143462372","https://openalex.org/W2147847555","https://openalex.org/W2152473162","https://openalex.org/W2163199256","https://openalex.org/W2167099589","https://openalex.org/W2168543008","https://openalex.org/W2168848751","https://openalex.org/W2179314520","https://openalex.org/W2242269234","https://openalex.org/W2540581201","https://openalex.org/W4235507382","https://openalex.org/W4250041435","https://openalex.org/W4255283007","https://openalex.org/W6636304122","https://openalex.org/W6683722355"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W1993041309","https://openalex.org/W2013839957","https://openalex.org/W3196607417"],"abstract_inverted_index":{"Adders":[0],"are":[1],"the":[2,10,24,38,48,51,80,83,86,112,120,123],"most":[3],"fundamental":[4],"arithmetic":[5],"units,":[6],"and":[7,57,97,144,186,189,201,217],"often":[8],"on":[9,50],"timing":[11],"critical":[12],"paths":[13],"of":[14,40,82,85,122,136,155],"microprocessors.":[15],"Among":[16],"various":[17],"adder":[18,115,185],"configurations,":[19],"parallel":[20,42,76],"prefix":[21,43,77,87,105,114,124],"adders":[22,78,181,211],"provide":[23],"best":[25],"performance":[26,39],"vs.":[27,141],"power/area":[28],"trade-off,":[29,143],"especially":[30],"for":[31,139],"higher":[32],"bit-widths.":[33],"With":[34],"aggressive":[35],"technology":[36,199,215],"scaling,":[37],"a":[41,69,134,158,190],"adder,":[44,179,188],"in":[45,151,196,219],"addition":[46],"to":[47,72,111,117],"dependence":[49],"logic-level,":[52],"is":[53,108],"determined":[54],"by":[55,63,130],"wire-length":[56],"congestion":[58],"which":[59],"can":[60,148],"be":[61,149],"mitigated":[62],"adjusting":[64],"fan-out.":[65],"This":[66],"paper":[67],"proposes":[68],"polynomial-time":[70],"algorithm":[71,195],"synthesize":[73],"n":[74,94],"bit":[75,208],"targeting":[79,212],"minimization":[81],"size":[84,121],"graph":[88],"with":[89],"log":[90],"<sub":[91],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[92],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[93],"logic":[95],"level":[96],"any":[98],"arbitrary":[99],"fan-out":[100],"restriction.":[101],"A":[102],"structure":[103],"aware":[104],"node":[106,200],"cloning":[107],"then":[109],"applied":[110],"resultant":[113],"solutions":[116,138,147],"further":[118],"optimize":[119],"graphs.":[125],"The":[126],"design":[127,177],"space":[128],"exploration":[129],"our":[131,168],"approach":[132],"provides":[133],"set":[135],"pareto-optimal":[137,146],"delay":[140],"power":[142],"these":[145],"used":[150],"high-performance":[152,222],"designs":[153],"instead":[154],"picking":[156],"from":[157],"fixed":[159],"library":[160,216],"(Kogge-Stone,":[161],"Sklansky,":[162],"etc.).":[163],"Experimental":[164],"results":[165],"demonstrate":[166],"that":[167],"approach:":[169],"1)":[170],"excels":[171],"highly":[172,191],"competitive":[173],"industry":[174],"standard":[175],"Synopsys":[176],"compiler":[178],"regular":[180],"such":[182],"as":[183],"Sklansky":[184],"Kogge-Stone":[187],"runtime/memory":[192],"intensive":[193],"recent":[194],"32":[197],"nm":[198,214],"2)":[202],"improves":[203],"performance/area":[204],"over":[205],"even":[206],"64":[207],"custom":[209],"designed":[210],"22":[213],"implemented":[218],"an":[220],"industrial":[221],"design.":[223]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}