{"id":"https://openalex.org/W2282803562","doi":"https://doi.org/10.1109/tcad.2015.2474379","title":"A Novel Approach to Design SAR-ADC: Design Partitioning Method","display_name":"A Novel Approach to Design SAR-ADC: Design Partitioning Method","publication_year":2015,"publication_date":"2015-08-28","ids":{"openalex":"https://openalex.org/W2282803562","doi":"https://doi.org/10.1109/tcad.2015.2474379","mag":"2282803562"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2474379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2474379","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057912864","display_name":"Prajit Nandi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Prajit Nandi","raw_affiliation_strings":["Sankalp Analog Solutions, Sankalp Semiconductor Pvt. Ltd., Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sankalp Analog Solutions, Sankalp Semiconductor Pvt. Ltd., Kolkata, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038857230","display_name":"Hirak Talukdar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hirak Talukdar","raw_affiliation_strings":["Sankalp Analog Solutions, Sankalp Semiconductor Pvt. Ltd., Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sankalp Analog Solutions, Sankalp Semiconductor Pvt. Ltd., Kolkata, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039434251","display_name":"Dhiraj Kumar","orcid":"https://orcid.org/0000-0002-0010-979X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dhiraj Kumar","raw_affiliation_strings":["Sankalp Analog Solutions, Sankalp Semiconductor Pvt. Ltd., Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sankalp Analog Solutions, Sankalp Semiconductor Pvt. Ltd., Kolkata, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005735938","display_name":"Ashvin Kumar G. Katakwar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ashvin Kumar G. Katakwar","raw_affiliation_strings":["Sankalp Analog Solutions, Sankalp Semiconductor Pvt. Ltd., Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sankalp Analog Solutions, Sankalp Semiconductor Pvt. Ltd., Kolkata, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3638,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.64772245,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"35","issue":"3","first_page":"346","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9635262489318848},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.8119064569473267},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.792393684387207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.663119912147522},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49395257234573364},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.4437692165374756},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41605454683303833},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3601250648498535},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3508671820163727},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26584234833717346},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.17647939920425415},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17379102110862732},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1677340269088745},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10605117678642273}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9635262489318848},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.8119064569473267},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.792393684387207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.663119912147522},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49395257234573364},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.4437692165374756},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41605454683303833},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3601250648498535},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3508671820163727},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26584234833717346},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.17647939920425415},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17379102110862732},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1677340269088745},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10605117678642273},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2474379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2474379","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1566281223","https://openalex.org/W1942845802","https://openalex.org/W1963584319","https://openalex.org/W1965978027","https://openalex.org/W1973918454","https://openalex.org/W1985594279","https://openalex.org/W2011479413","https://openalex.org/W2011797893","https://openalex.org/W2016853395","https://openalex.org/W2032851680","https://openalex.org/W2033967959","https://openalex.org/W2038370925","https://openalex.org/W2048428008","https://openalex.org/W2052276427","https://openalex.org/W2070837678","https://openalex.org/W2071022561","https://openalex.org/W2087004833","https://openalex.org/W2091298968","https://openalex.org/W2092722508","https://openalex.org/W2104520397","https://openalex.org/W2120402734","https://openalex.org/W2125857563","https://openalex.org/W2129025856","https://openalex.org/W2129182275","https://openalex.org/W2131792101","https://openalex.org/W2132849664","https://openalex.org/W2136376206","https://openalex.org/W2136783651","https://openalex.org/W2143474561","https://openalex.org/W2147630201","https://openalex.org/W2152756284","https://openalex.org/W2166223776","https://openalex.org/W2171666820","https://openalex.org/W2313428970","https://openalex.org/W2336919067","https://openalex.org/W2534336268","https://openalex.org/W4231258915","https://openalex.org/W6663409774"],"related_works":["https://openalex.org/W2411121647","https://openalex.org/W2532929094","https://openalex.org/W2390903248","https://openalex.org/W2998013608","https://openalex.org/W2152831959","https://openalex.org/W2011183285","https://openalex.org/W2110463484","https://openalex.org/W2106548485","https://openalex.org/W2183432654","https://openalex.org/W4386694274"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,76,118,121],"successive":[4],"approximation":[5],"register":[6],"analog-to-digital":[7],"converter":[8],"(SAR-ADC)":[9],"design":[10,18,41],"optimization":[11],"platform.":[12,27],"A":[13,100],"novel":[14],"ADC":[15],"modeling":[16,36,111],"approach,":[17],"partitioning":[19],"method":[20],"(DPM),":[21],"is":[22,114,126],"used":[23],"in":[24,91],"the":[25,40,54,62,109],"proposed":[26,71,110],"It":[28],"uses":[29],"lookup":[30],"tables":[31],"along":[32],"with":[33,84,95],"conventional":[34],"behavioral":[35],"technique,":[37],"which":[38],"captures":[39],"parameters":[42,58],"and":[43,59,89,108,129],"process":[44],"nonidealities.":[45],"An":[46],"individualistic":[47],"as":[48,50],"well":[49],"collective":[51],"study":[52,102],"of":[53,56,64],"impact":[55],"these":[57],"nonidealities":[60],"on":[61],"performance":[63,92],"SAR-ADC":[65,124],"has":[66],"been":[67],"carried":[68],"out.":[69],"The":[70],"platform":[72],"aims":[73],"to":[74,86,97],"achieve":[75],"perfect":[77],"balance":[78],"between":[79,103],"architecture":[80,125],"evaluation":[81],"time":[82],"(3.2%":[83],"respect":[85,96],"SPICE":[87,98,104],"netlist)":[88],"accuracy":[90],"estimation":[93],"(98%":[94],"netlist).":[99],"comparative":[101],"model,":[105],"structural":[106],"modeling,":[107],"scheme":[112],"(DPM)":[113],"reported":[115],"here.":[116],"As":[117],"case":[119],"study,":[120],"14-bit,":[122],"4.2MSPS":[123],"evaluated,":[127],"designed,":[128],"verified.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}