{"id":"https://openalex.org/W2303128970","doi":"https://doi.org/10.1109/tcad.2015.2474363","title":"Mapping for Maximum Performance on FPGA DSP Blocks","display_name":"Mapping for Maximum Performance on FPGA DSP Blocks","publication_year":2015,"publication_date":"2015-08-28","ids":{"openalex":"https://openalex.org/W2303128970","doi":"https://doi.org/10.1109/tcad.2015.2474363","mag":"2303128970"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2474363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2474363","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010695155","display_name":"Bajaj Ronak","orcid":"https://orcid.org/0000-0002-8964-2944"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Bajaj Ronak","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032556461","display_name":"Suhaib A. Fahmy","orcid":"https://orcid.org/0000-0003-0568-5048"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Suhaib A. Fahmy","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010695155"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":5.9369,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.96683651,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"35","issue":"4","first_page":"573","last_page":"585"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7782120704650879},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7746134996414185},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7565231323242188},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.676979124546051},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.6438403129577637},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5958051681518555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5370835661888123},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5339938998222351},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4853776693344116},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.4779520034790039},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47363772988319397},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4112699627876282},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2920846939086914}],"concepts":[{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7782120704650879},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7746134996414185},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7565231323242188},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.676979124546051},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.6438403129577637},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5958051681518555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5370835661888123},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5339938998222351},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4853776693344116},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.4779520034790039},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47363772988319397},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4112699627876282},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2920846939086914},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2015.2474363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2474363","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:wrap.warwick.ac.uk:77879","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400665","display_name":"Warwick Research Archive Portal (University of Warwick)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39555362","host_organization_name":"University of Warwick","host_organization_lineage":["https://openalex.org/I39555362"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W27644096","https://openalex.org/W1970047515","https://openalex.org/W1974866421","https://openalex.org/W1995574761","https://openalex.org/W2018055497","https://openalex.org/W2030898836","https://openalex.org/W2074741366","https://openalex.org/W2078523580","https://openalex.org/W2080794684","https://openalex.org/W2108166792","https://openalex.org/W2109797435","https://openalex.org/W2117285153","https://openalex.org/W2138383740","https://openalex.org/W2158814292","https://openalex.org/W2161160837","https://openalex.org/W2162745631","https://openalex.org/W2168493238","https://openalex.org/W2170596978","https://openalex.org/W2546489956","https://openalex.org/W3141697670","https://openalex.org/W4249006057"],"related_works":["https://openalex.org/W2099279072","https://openalex.org/W2367718038","https://openalex.org/W1903431847","https://openalex.org/W2166021916","https://openalex.org/W1994884893","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W2137686989"],"abstract_inverted_index":{"The":[0],"digital":[1],"signal":[2],"processing":[3],"(DSP)":[4],"blocks":[5,54,76],"on":[6,55,80],"modern":[7],"field":[8],"programmable":[9],"gate":[10],"arrays":[11],"(FPGAs)":[12],"are":[13],"highly":[14],"capable":[15],"and":[16,77,124],"support":[17],"a":[18,44,86,96,139],"variety":[19,97],"of":[20,49,98,118,138],"different":[21],"datapath":[22],"configurations.":[23],"Unfortunately,":[24],"inference":[25],"in":[26,33,85,95,116,142],"synthesis":[27,103,129],"tools":[28],"can":[29],"fail":[30],"to":[31,52],"result":[32],"circuits":[34],"that":[35,46,109],"reach":[36],"maximum":[37,59],"DSP":[38,53,75],"block":[39],"throughput.":[40,60],"We":[41,107],"have":[42],"developed":[43],"tool":[45,91],"maps":[47],"graphs":[48],"add/sub/mult":[50],"nodes":[51],"Xilinx":[56],"FPGAs,":[57],"ensuring":[58],"This":[61],"is":[62],"done":[63],"by":[64],"delaying":[65],"scheduling":[66],"until":[67],"after":[68],"the":[69,110,136],"graph":[70],"has":[71],"been":[72],"partitioned":[73],"onto":[74],"scheduled":[78],"based":[79],"their":[81],"pipeline":[82],"structure,":[83],"resulting":[84],"throughput":[87],"optimized":[88],"implementation.":[89],"Our":[90],"prepares":[92],"equivalent":[93],"implementations":[94],"other":[99],"methods,":[100],"including":[101],"high-level":[102],"(HLS)":[104],"for":[105],"comparison.":[106],"show":[108],"proposed":[111],"approach":[112],"offers":[113],"an":[114],"improvement":[115],"frequency":[117],"100%":[119],"over":[120,126],"standard":[121],"pipelined":[122],"code,":[123],"23%":[125],"Vivado":[127],"HLS":[128],"implementation,":[130],"while":[131],"retaining":[132],"code":[133],"portability,":[134],"at":[135],"cost":[137],"modest":[140],"increase":[141],"logic":[143],"resource":[144],"usage.":[145]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}