{"id":"https://openalex.org/W2216204549","doi":"https://doi.org/10.1109/tcad.2015.2449236","title":"Managing Test Coverage Uncertainty due to Random Noise in Nano-CMOS: A Case-Study on an SRAM Array","display_name":"Managing Test Coverage Uncertainty due to Random Noise in Nano-CMOS: A Case-Study on an SRAM Array","publication_year":2015,"publication_date":"2015-06-23","ids":{"openalex":"https://openalex.org/W2216204549","doi":"https://doi.org/10.1109/tcad.2015.2449236","mag":"2216204549"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2449236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2449236","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078003656","display_name":"Vikram Suresh","orcid":"https://orcid.org/0000-0001-8879-1967"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikram B. Suresh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054064879","display_name":"Sandip Kundu","orcid":"https://orcid.org/0000-0001-8221-3824"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandip Kundu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11398964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"35","issue":"1","first_page":"155","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8845680952072144},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.636051595211029},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5727881193161011},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4928910732269287},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.4876945912837982},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.48271605372428894},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.45393311977386475},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4458504319190979},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4387713372707367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42520707845687866},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40332838892936707},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3908059000968933},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3277973532676697},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2603442966938019},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11936387419700623},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09332522749900818}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8845680952072144},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.636051595211029},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5727881193161011},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4928910732269287},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.4876945912837982},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.48271605372428894},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.45393311977386475},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4458504319190979},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4387713372707367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42520707845687866},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40332838892936707},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3908059000968933},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3277973532676697},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2603442966938019},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11936387419700623},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09332522749900818},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2449236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2449236","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1501261314","https://openalex.org/W1505220924","https://openalex.org/W1589130434","https://openalex.org/W2026785404","https://openalex.org/W2038462420","https://openalex.org/W2039947128","https://openalex.org/W2047686532","https://openalex.org/W2052382096","https://openalex.org/W2059676701","https://openalex.org/W2069803849","https://openalex.org/W2090888886","https://openalex.org/W2097100364","https://openalex.org/W2098876187","https://openalex.org/W2102209270","https://openalex.org/W2106866075","https://openalex.org/W2110637318","https://openalex.org/W2112727903","https://openalex.org/W2116702833","https://openalex.org/W2117043376","https://openalex.org/W2121938580","https://openalex.org/W2129712034","https://openalex.org/W2133058970","https://openalex.org/W2133225278","https://openalex.org/W2134822007","https://openalex.org/W2143162195","https://openalex.org/W2148987260","https://openalex.org/W2157356693","https://openalex.org/W2157732684","https://openalex.org/W2164333395","https://openalex.org/W2168265508","https://openalex.org/W3149249597","https://openalex.org/W6640183753","https://openalex.org/W6679523228"],"related_works":["https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W789543267","https://openalex.org/W3192832106","https://openalex.org/W2075972383","https://openalex.org/W2108986771"],"abstract_inverted_index":{"Static":[0],"random":[1,42,46],"access":[2],"memories":[3],"(SRAM)":[4],"are":[5,24,31],"a":[6,62,88,129,163,174,188,243],"major":[7],"constituent":[8],"in":[9,22,52,58,134,212,238],"high":[10],"performance":[11],"microprocessors":[12],"and":[13,45,103,106,169,199,248],"systems-on-a-chip.":[14],"With":[15],"scaling":[16],"of":[17,25,117,124,148,167,179,230],"technology,":[18],"manufacturing":[19],"process":[20,35,150],"variations":[21,36,151],"SRAMs":[23],"significant":[26],"concern.":[27],"SRAM":[28,69,131],"cells":[29],"that":[30,68,157],"marginal":[32,73,118,142],"due":[33],"to":[34,112,162,173,181,187,218,235],"suffer":[37],"from":[38],"stability":[39],"issues":[40],"where":[41,60],"thermal":[43,158,197],"noise":[44,48,154,159,198],"telegraph":[47],"(RTN)":[49],"become":[50],"determinant":[51],"memory":[53],"state.":[54],"This":[55],"introduces":[56],"uncertainty":[57],"testing,":[59,77],"passing":[61],"test":[63,217,246],"does":[64],"not":[65],"necessarily":[66],"mean":[67],"is":[70,233],"good.":[71],"A":[72,228],"cell":[74],"may":[75],"pass":[76],"but":[78],"fail":[79],"during":[80,215],"operation.":[81],"To":[82,140],"address":[83],"this":[84],"problem,":[85],"we":[86,144],"introduce":[87],"new":[89],"metric":[90],"for":[91,99,196,203],"probabilistic":[92],"fault":[93,164,176,190,222,240],"coverage.":[94],"We":[95,120],"present":[96],"simulation":[97],"methods":[98],"measuring":[100],"such":[101],"coverage":[102,165,177,191,223,241],"propose":[104],"N-detect":[105,183],"multilevel":[107],"wordline":[108],"(WL)":[109],"voltage":[110,214],"techniques":[111,232],"increase":[113],"the":[114,122,146,149],"detection":[115],"probability":[116],"cells.":[119],"demonstrate":[121],"benefit":[123],"these":[125,231],"testing":[126],"approaches":[127],"on":[128],"sample":[130],"array,":[132],"designed":[133],"32":[135],"nm":[136],"predictive":[137],"technology":[138],"models.":[139],"simulate":[141],"cells,":[143],"oversample":[145],"tail":[147],"distribution.":[152],"Transient":[153],"simulations":[155],"show":[156],"can":[160,171],"lead":[161,172],"loss":[166,178],"20%":[168],"RTN":[170],"maximum":[175],"up":[180],"75%.":[182],"technique":[184,207],"achieves":[185],"close":[186],"100%":[189],"at":[192,224],"n":[193,200],"=":[194,201],"100":[195],"70":[202],"RTN.":[204],"Multilevel":[205],"WL":[206,213],"requires":[208],"20-30":[209],"mV":[210],"boost":[211],"read":[216],"achieve":[219],"near":[220],"ideal":[221],"minimal":[225],"yield":[226,249],"loss.":[227,250],"combination":[229],"shown":[234],"be":[236],"effective":[237],"increasing":[239],"with":[242],"tradeoff":[244],"between":[245],"time":[247]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}