{"id":"https://openalex.org/W1939710494","doi":"https://doi.org/10.1109/tcad.2015.2432141","title":"Planning Massive Interconnects in 3-D Chips","display_name":"Planning Massive Interconnects in 3-D Chips","publication_year":2015,"publication_date":"2015-05-12","ids":{"openalex":"https://openalex.org/W1939710494","doi":"https://doi.org/10.1109/tcad.2015.2432141","mag":"1939710494"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2432141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2432141","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052751303","display_name":"Johann Knechtel","orcid":"https://orcid.org/0000-0001-5093-2939"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Johann Knechtel","raw_affiliation_strings":["Institute Center for Microsystems, Masdar Institute of Science and Technology, Abu Dhabi, UAE","Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany","Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute Center for Microsystems, Masdar Institute of Science and Technology, Abu Dhabi, UAE","institution_ids":[]},{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany#TAB#","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong","Dept of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Chinese Univ. of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany","Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany#TAB#","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052751303"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":3.6033,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.93246338,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"34","issue":"11","first_page":"1808","last_page":"1821"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9722433090209961},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7503082156181335},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6823610663414001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5675787329673767},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5171034336090088},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45736581087112427},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4462948739528656},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.43426400423049927},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4237544536590576},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.41989603638648987},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4180352985858917},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40888354182243347},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3711884915828705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28526949882507324},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08829742670059204},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.0728226900100708},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.06865429878234863},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06567007303237915}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9722433090209961},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7503082156181335},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6823610663414001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5675787329673767},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5171034336090088},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45736581087112427},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4462948739528656},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.43426400423049927},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4237544536590576},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.41989603638648987},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4180352985858917},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40888354182243347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3711884915828705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28526949882507324},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08829742670059204},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0728226900100708},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.06865429878234863},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06567007303237915}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2432141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2432141","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[{"id":"https://openalex.org/G2953352313","display_name":null,"funder_award_id":"1401/1","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1926811926","https://openalex.org/W1944814515","https://openalex.org/W1968812826","https://openalex.org/W1969819710","https://openalex.org/W1978644024","https://openalex.org/W1980930029","https://openalex.org/W2021517442","https://openalex.org/W2028082191","https://openalex.org/W2031326212","https://openalex.org/W2038865432","https://openalex.org/W2048927144","https://openalex.org/W2053953941","https://openalex.org/W2063885103","https://openalex.org/W2101286505","https://openalex.org/W2103751315","https://openalex.org/W2109826730","https://openalex.org/W2112328181","https://openalex.org/W2125232865","https://openalex.org/W2127012874","https://openalex.org/W2128318586","https://openalex.org/W2134071101","https://openalex.org/W2143319707","https://openalex.org/W2146176401","https://openalex.org/W2150620980","https://openalex.org/W2152290565","https://openalex.org/W2158921969","https://openalex.org/W2161137937","https://openalex.org/W2168938583","https://openalex.org/W3141221909","https://openalex.org/W3150884245","https://openalex.org/W3186546642","https://openalex.org/W4234844534","https://openalex.org/W4235066485","https://openalex.org/W4239364405","https://openalex.org/W6664021249","https://openalex.org/W6681435123","https://openalex.org/W6684891719"],"related_works":["https://openalex.org/W2028082191","https://openalex.org/W2016970881","https://openalex.org/W1965050610","https://openalex.org/W1990789187","https://openalex.org/W2994788014","https://openalex.org/W2005457717","https://openalex.org/W2074570708","https://openalex.org/W1541633348","https://openalex.org/W1595166940","https://openalex.org/W3006455351"],"abstract_inverted_index":{"3-D":[0,59,135,140],"chips":[1],"rely":[2],"on":[3,43,119],"massive":[4,33,99,134],"interconnect":[5],"structures,":[6],"i.e.,":[7],"large":[8,15],"groups":[9],"of":[10,57,72,94],"through-silicon":[11],"vias":[12],"coalesced":[13],"with":[14],"multibit":[16],"buses.":[17],"We":[18],"observe":[19],"that":[20],"wirelength":[21],"optimization,":[22],"a":[23,63,75],"classical":[24],"technique":[25],"for":[26,69,131,138],"floorplanning,":[27],"is":[28,36,81],"not":[29],"effective":[30],"while":[31],"planning":[32,102,133],"interconnects.":[34,100],"This":[35],"due":[37],"to":[38,82],"the":[39,92],"interconnects'":[40],"strong":[41],"impact":[42],"multiple":[44],"design":[45,55],"criteria":[46],"like":[47],"wirelength,":[48],"routability,":[49,113],"and":[50,87,98,114,124,137],"temperature.":[51],"To":[52],"facilitate":[53],"early":[54],"progress":[56],"massively-interconnected":[58],"chips,":[60],"we":[61,105],"propose":[62],"novel":[64],"3-D-floorplanning":[65],"methodology":[66],"which":[67],"accounts":[68],"different":[70],"types":[71],"interconnects":[73,136],"in":[74,142],"unified":[76],"manner.":[77],"One":[78],"key":[79],"idea":[80],"align":[83],"cores/blocks":[84],"simultaneously":[85],"within":[86],"across":[88],"dies,":[89],"thus":[90],"increasing":[91],"likelihood":[93],"successfully":[95],"implementing":[96],"complex":[97],"While":[101],"such":[103],"interconnects,":[104],"also":[106],"target":[107],"fast,":[108],"yet":[109],"accurate,":[110],"thermal":[111],"management,":[112],"fixed-outline":[115],"floorplanning.":[116],"Experimental":[117],"results":[118],"Gigascale":[120],"Systems":[121],"Research":[122],"Center":[123],"IBM-HB+":[125],"circuits":[126],"demonstrate":[127],"our":[128],"tool's":[129],"capabilities":[130],"both":[132],"multiobjective":[139],"floorplanning":[141],"general.":[143]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}