{"id":"https://openalex.org/W2011807526","doi":"https://doi.org/10.1109/tcad.2015.2424956","title":"Efficient FinFET Device Model Implementation for SPICE Simulation","display_name":"Efficient FinFET Device Model Implementation for SPICE Simulation","publication_year":2015,"publication_date":"2015-04-21","ids":{"openalex":"https://openalex.org/W2011807526","doi":"https://doi.org/10.1109/tcad.2015.2424956","mag":"2011807526"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2424956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2424956","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004278195","display_name":"Alexander Korobkov","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alexander Korobkov","raw_affiliation_strings":["Oracle Corporation, Santa Clara, CA, USA","Oracle Corporation, Santa Clara, , CA , USA"],"affiliations":[{"raw_affiliation_string":"Oracle Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle Corporation, Santa Clara, , CA , USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Oracle Corporation, Santa Clara, CA, USA","Oracle Corporation, Santa Clara, , CA , USA"],"affiliations":[{"raw_affiliation_string":"Oracle Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle Corporation, Santa Clara, , CA , USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113569735","display_name":"Subramanian Venkateswaran","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subramanian Venkateswaran","raw_affiliation_strings":["Oracle Corporation, Santa Clara, CA, USA","Oracle Corporation, Santa Clara, , CA , USA"],"affiliations":[{"raw_affiliation_string":"Oracle Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle Corporation, Santa Clara, , CA , USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5004278195"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.05835152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"34","issue":"10","first_page":"1696","last_page":"1699"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7390762567520142},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7088067531585693},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6698654890060425},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.6174693703651428},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5122806429862976},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5112462043762207},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.48948657512664795},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4731729328632355},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4523894488811493},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4463012218475342},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4409655034542084},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.43638935685157776},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.43076765537261963},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.42170462012290955},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3986382484436035},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3883754014968872},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3493649363517761},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18754428625106812},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1456831991672516},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13104620575904846},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12802425026893616}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7390762567520142},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7088067531585693},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6698654890060425},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.6174693703651428},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5122806429862976},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5112462043762207},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.48948657512664795},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4731729328632355},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4523894488811493},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4463012218475342},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4409655034542084},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.43638935685157776},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.43076765537261963},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.42170462012290955},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3986382484436035},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3883754014968872},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3493649363517761},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18754428625106812},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1456831991672516},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13104620575904846},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12802425026893616},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2424956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2424956","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1503406254","https://openalex.org/W2020732682","https://openalex.org/W2070786551","https://openalex.org/W2111109953","https://openalex.org/W2148151757","https://openalex.org/W2155946985","https://openalex.org/W2443947004","https://openalex.org/W2478040551","https://openalex.org/W2686352039","https://openalex.org/W2733044673","https://openalex.org/W6681724072"],"related_works":["https://openalex.org/W2383563100","https://openalex.org/W2393658466","https://openalex.org/W2378655644","https://openalex.org/W2366072341","https://openalex.org/W4248234938","https://openalex.org/W3138123758","https://openalex.org/W2137147970","https://openalex.org/W1989826251","https://openalex.org/W1972185800","https://openalex.org/W2999044428"],"abstract_inverted_index":{"With":[0],"the":[1,35,59,76,85,103,124,145],"steady":[2],"growth":[3],"of":[4,27,46,67,87,131,144],"chip":[5],"complexity":[6,78],"and":[7,38,54,84,119],"shrinking":[8],"feature":[9],"size,":[10],"multiple":[11],"challenges":[12],"are":[13,23],"emerging":[14],"for":[15,90,141],"transistor":[16],"level":[17,66],"circuit":[18,28],"simulation.":[19],"Compact":[20],"SPICE":[21,47],"models":[22],"a":[24,32,129],"fundamental":[25],"part":[26,45],"verification,":[29],"serving":[30],"as":[31],"bridge":[33],"between":[34],"semiconductor":[36],"design":[37,56],"foundry.":[39],"It":[40],"is":[41,71,99,137],"also":[42],"an":[43,96],"integral":[44],"simulators,":[48],"which":[49],"directly":[50],"affects":[51],"tool":[52],"performance":[53],"therefore":[55],"schedule.":[57],"While":[58],"advanced":[60],"3-D":[61],"technology":[62],"nodes":[63],"deliver":[64],"superior":[65],"scalability,":[68],"simulation":[69,134],"cost":[70,105],"rapidly":[72],"increasing":[73],"due":[74],"to":[75,101,123,139],"computational":[77,104],"introduced":[79],"by":[80,114],"device":[81,111,125],"model":[82,112,126],"equations":[83],"number":[86],"iterations":[88],"required":[89],"numerical":[91],"methods.":[92],"In":[93],"this":[94,132],"paper,":[95],"efficient":[97],"solution":[98],"proposed":[100],"reduce":[102],"associated":[106],"with":[107],"UC":[108],"Berkeley":[109],"BSIM-CMG":[110],"evaluation,":[113],"applying":[115],"robust":[116],"Verilog":[117],"compiler":[118],"computer":[120],"algebra":[121],"techniques":[122],"equations.":[127],"As":[128],"result":[130],"implementation,":[133],"time":[135],"reduction":[136],"up":[138],"72%":[140],"complex":[142],"blocks":[143],"latest":[146],"generation":[147],"processor":[148],"design.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}