{"id":"https://openalex.org/W1985820940","doi":"https://doi.org/10.1109/tcad.2015.2418312","title":"A Fast Prototyping Framework for Analog Layout Migration With Planar Preservation","display_name":"A Fast Prototyping Framework for Analog Layout Migration With Planar Preservation","publication_year":2015,"publication_date":"2015-04-03","ids":{"openalex":"https://openalex.org/W1985820940","doi":"https://doi.org/10.1109/tcad.2015.2418312","mag":"1985820940"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2418312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2418312","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062117190","display_name":"Po-Cheng Pan","orcid":"https://orcid.org/0000-0002-8626-1249"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Cheng Pan","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-8626-1249","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075275148","display_name":"Ching-Yu Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Yu Chin","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068597498","display_name":"Tung-Chieh Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tung-Chieh Chen","raw_affiliation_strings":["Maxeda Technologies, Hsinchu, Taiwan",", Maxeda Technologies, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Maxeda Technologies, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":", Maxeda Technologies, Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041909731","display_name":"Chin-Chieh Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Chieh Lee","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering; National Chiao Tung University; Hsinchu Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069956582","display_name":"Jou-Chun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jou-Chun Lin","raw_affiliation_strings":["Synopsys Taiwan Company Ltd., Hsinchu, Taiwan",", Synopsys Taiwan Company, Ltd., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Taiwan Company Ltd., Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":", Synopsys Taiwan Company, Ltd., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1662,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.81016952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"34","issue":"9","first_page":"1373","last_page":"1386"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6433051824569702},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5333393216133118},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.49788975715637207},{"id":"https://openalex.org/keywords/constrained-delaunay-triangulation","display_name":"Constrained Delaunay triangulation","score":0.45768511295318604},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.441952645778656},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.41390231251716614},{"id":"https://openalex.org/keywords/delaunay-triangulation","display_name":"Delaunay triangulation","score":0.36238089203834534},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33378520607948303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23699238896369934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21863436698913574},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15943670272827148},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11374330520629883},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.10586366057395935}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6433051824569702},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5333393216133118},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.49788975715637207},{"id":"https://openalex.org/C128321387","wikidata":"https://www.wikidata.org/wiki/Q5164356","display_name":"Constrained Delaunay triangulation","level":3,"score":0.45768511295318604},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.441952645778656},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.41390231251716614},{"id":"https://openalex.org/C68010082","wikidata":"https://www.wikidata.org/wiki/Q192445","display_name":"Delaunay triangulation","level":2,"score":0.36238089203834534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33378520607948303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23699238896369934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21863436698913574},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15943670272827148},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11374330520629883},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.10586366057395935},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2418312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2418312","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1983136098","https://openalex.org/W1993200203","https://openalex.org/W1996605065","https://openalex.org/W2014843742","https://openalex.org/W2034646262","https://openalex.org/W2039730318","https://openalex.org/W2045221862","https://openalex.org/W2065257040","https://openalex.org/W2067870394","https://openalex.org/W2076461640","https://openalex.org/W2108477391","https://openalex.org/W2113341980","https://openalex.org/W2121456807","https://openalex.org/W2127963031","https://openalex.org/W2131602584","https://openalex.org/W2135301926","https://openalex.org/W2141750279","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2149029467","https://openalex.org/W2151933980","https://openalex.org/W2157522838","https://openalex.org/W2158426860","https://openalex.org/W2534998135","https://openalex.org/W3142330788","https://openalex.org/W4238154064","https://openalex.org/W4240491127","https://openalex.org/W4249900664","https://openalex.org/W4251855355","https://openalex.org/W6675863108","https://openalex.org/W6679472356"],"related_works":["https://openalex.org/W2385297469","https://openalex.org/W2374047534","https://openalex.org/W2001351033","https://openalex.org/W2347819474","https://openalex.org/W2381889232","https://openalex.org/W1989161402","https://openalex.org/W2359979928","https://openalex.org/W2026181493","https://openalex.org/W2509795980","https://openalex.org/W2385619438"],"abstract_inverted_index":{"Analog":[0],"layout":[1,13,37,44,55,118,129],"generation":[2],"in":[3],"the":[4,24,33,91,138],"advanced":[5],"CMOS":[6],"design":[7],"is":[8,96,130],"challenging":[9],"by":[10,23,132],"its":[11],"increasing":[12],"constraints":[14],"and":[15,28,49,77,106],"performance":[16,92,142],"requirements.":[17],"This":[18,94],"situation":[19],"becomes":[20],"more":[21,115,123],"intricate":[22],"growing":[25],"parasitic":[26],"variability":[27],"manufacturing":[29],"reliability.":[30],"To":[31],"facilitate":[32],"feasibility":[34],"of":[35,127],"template-based":[36],"migration,":[38,119],"this":[39,66],"paper":[40],"first":[41],"introduces":[42],"a":[43,57,85,99,102,107],"preservation,":[45],"which":[46],"extracts":[47],"placement":[48,76],"routing":[50,78,126],"behaviors":[51],"from":[52],"an":[53],"existing":[54],"into":[56,72],"crossing":[58,67],"graph":[59,68],"via":[60],"constrained":[61],"Delaunay":[62],"triangulation.":[63],"And":[64],"later":[65],"can":[69],"be":[70],"migrated":[71,128],"multiple":[73],"layouts":[74],"with":[75,140],"reconnection.":[79],"The":[80,111],"proposed":[81],"approach":[82,95],"also":[83],"provides":[84],"refinement":[86],"for":[87],"wire":[88],"to":[89,98],"optimize":[90],"metrics.":[93],"applied":[97],"variable-gain":[100],"amplifier,":[101,105],"folded-cascode":[103],"operational":[104],"low":[108],"dropout":[109],"regulator.":[110],"experimental":[112],"results":[113],"demonstrate":[114],"possibility":[116],"on":[117,143],"such":[120],"that":[121],"averagely":[122],"than":[124],"75%":[125],"generated":[131],"our":[133],"approach.":[134],"Additionally,":[135],"it":[136],"exhibits":[137],"productivity":[139],"qualified":[141],"different":[144],"designs.":[145]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}