{"id":"https://openalex.org/W2082852430","doi":"https://doi.org/10.1109/tcad.2015.2413852","title":"Exploring Spin-Transfer-Torque Devices for Logic Applications","display_name":"Exploring Spin-Transfer-Torque Devices for Logic Applications","publication_year":2015,"publication_date":"2015-03-16","ids":{"openalex":"https://openalex.org/W2082852430","doi":"https://doi.org/10.1109/tcad.2015.2413852","mag":"2082852430"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2413852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2413852","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1412.8689","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042151747","display_name":"Zoha Pajouhi","orcid":"https://orcid.org/0000-0001-6150-5094"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zoha Pajouhi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010094713","display_name":"Swagath Venkataramani","orcid":"https://orcid.org/0000-0002-0470-6364"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swagath Venkataramani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004419710","display_name":"Karthik Yogendra","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthik Yogendra","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Raghunathan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Purdue University West Lafayette, IN USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5042151747"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":2.202,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.88900439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"34","issue":"9","first_page":"1441","last_page":"1454"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6476852893829346},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5804539918899536},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5793715715408325},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5715695023536682},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5286814570426941},{"id":"https://openalex.org/keywords/spin-transfer-torque","display_name":"Spin-transfer torque","score":0.49997830390930176},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.491280734539032},{"id":"https://openalex.org/keywords/nanomagnet","display_name":"Nanomagnet","score":0.49058857560157776},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4818035960197449},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47979500889778137},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4546622633934021},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.45298629999160767},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42927587032318115},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3875610828399658},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3187224268913269},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2701907157897949},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2354368269443512},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20876041054725647},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19635069370269775},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09340247511863708}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6476852893829346},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5804539918899536},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5793715715408325},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5715695023536682},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5286814570426941},{"id":"https://openalex.org/C609986","wikidata":"https://www.wikidata.org/wiki/Q844840","display_name":"Spin-transfer torque","level":4,"score":0.49997830390930176},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.491280734539032},{"id":"https://openalex.org/C131872197","wikidata":"https://www.wikidata.org/wiki/Q3870157","display_name":"Nanomagnet","level":4,"score":0.49058857560157776},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4818035960197449},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47979500889778137},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4546622633934021},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.45298629999160767},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42927587032318115},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3875610828399658},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3187224268913269},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2701907157897949},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2354368269443512},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20876041054725647},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19635069370269775},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09340247511863708},{"id":"https://openalex.org/C32546565","wikidata":"https://www.wikidata.org/wiki/Q856711","display_name":"Magnetization","level":3,"score":0.0},{"id":"https://openalex.org/C115260700","wikidata":"https://www.wikidata.org/wiki/Q11408","display_name":"Magnetic field","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2015.2413852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2413852","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:1412.8689","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1412.8689","pdf_url":"https://arxiv.org/pdf/1412.8689","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1412.8689","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1412.8689","pdf_url":"https://arxiv.org/pdf/1412.8689","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W1483017465","https://openalex.org/W1576307554","https://openalex.org/W1781059203","https://openalex.org/W1889668593","https://openalex.org/W1971926849","https://openalex.org/W1976271008","https://openalex.org/W1976850937","https://openalex.org/W1976915281","https://openalex.org/W1977595782","https://openalex.org/W1988146869","https://openalex.org/W1990057498","https://openalex.org/W1995771228","https://openalex.org/W1997406853","https://openalex.org/W2006367933","https://openalex.org/W2020735288","https://openalex.org/W2022889300","https://openalex.org/W2034097727","https://openalex.org/W2036485492","https://openalex.org/W2037987555","https://openalex.org/W2038269742","https://openalex.org/W2039373361","https://openalex.org/W2046941979","https://openalex.org/W2050950597","https://openalex.org/W2077116387","https://openalex.org/W2077813824","https://openalex.org/W2078490555","https://openalex.org/W2093869775","https://openalex.org/W2102223575","https://openalex.org/W2102502584","https://openalex.org/W2112586832","https://openalex.org/W2121290756","https://openalex.org/W2135407913","https://openalex.org/W2137923776","https://openalex.org/W2138459720","https://openalex.org/W2146245483","https://openalex.org/W2148304983","https://openalex.org/W2148394909","https://openalex.org/W2148925416","https://openalex.org/W2155951254","https://openalex.org/W2157017433","https://openalex.org/W2188761345","https://openalex.org/W2252997285","https://openalex.org/W2795917031","https://openalex.org/W3101081692","https://openalex.org/W3104241305","https://openalex.org/W3104831066","https://openalex.org/W3105939561","https://openalex.org/W3145224193","https://openalex.org/W4234734073","https://openalex.org/W4248680828","https://openalex.org/W4285719527","https://openalex.org/W6634504716","https://openalex.org/W6673965850","https://openalex.org/W6687026183","https://openalex.org/W6750244417"],"related_works":["https://openalex.org/W2461017947","https://openalex.org/W1522575835","https://openalex.org/W3101626405","https://openalex.org/W2531548360","https://openalex.org/W1595503557","https://openalex.org/W2759302185","https://openalex.org/W2071208739","https://openalex.org/W134248143","https://openalex.org/W2008377528","https://openalex.org/W2165966886"],"abstract_inverted_index":{"As":[0],"CMOS":[1],"nears":[2],"the":[3,6,16,32,44,48,52,88,125,134,160,182,210,215,237,249,260,265,270,282,289,299],"end":[4],"of":[5,34,43,54,90,127,136,151,157,184,201,217,224,253,284,291,301],"projected":[7],"scaling":[8],"roadmap,":[9],"significant":[10],"effort":[11],"has":[12,95,121],"been":[13],"devoted":[14],"to":[15,36,213],"search":[17],"for":[18,47,181,220],"new":[19],"materials":[20],"and":[21,27,38,66,101,115,132,204,229,236,268],"devices":[22,85],"that":[23,79,144,192,280],"can":[24,138],"realize":[25],"memory":[26],"logic.":[28],"Spintronics,":[29],"which":[30],"uses":[31],"spin":[33,70,92,272],"electrons":[35],"represent":[37],"manipulate":[39],"information,":[40],"is":[41,57,73,164],"one":[42],"promising":[45],"directions":[46],"post-CMOS":[49],"era.":[50],"While":[51],"potential":[53,293],"spintronic":[55],"memories":[56],"relatively":[58],"well":[59],"known,":[60],"realizing":[61],"logic":[62,71,77,82,206],"remains":[63],"an":[64,165],"open":[65],"critical":[67],"challenge.":[68],"All":[69],"(ASL)":[72],"a":[74,154,178,221],"recently":[75],"proposed":[76,211],"style":[78],"realizes":[80],"Boolean":[81],"using":[83,142],"spin-transfer-torque":[84],"based":[86],"on":[87,243,298],"principle":[89],"nonlocal":[91],"torque.":[93],"ASL":[94,137,152,185,202,218],"advantages":[96],"such":[97,111,195],"as":[98,112,196,277],"density,":[99],"nonvolatility,":[100],"low":[102,113],"operating":[103],"voltage.":[104],"However,":[105],"it":[106],"also":[107],"suffers":[108],"from":[109],"drawbacks":[110],"speed":[114],"static":[116,261],"power":[117,198,262],"dissipation.":[118],"Recent":[119],"work":[120],"shown":[122],"that,":[123],"in":[124,169,264,275,295],"context":[126],"simple":[128],"arithmetic":[129],"circuits":[130],"(adders":[131],"multipliers),":[133],"efficiency":[135,300],"be":[139],"greatly":[140],"improved":[141],"techniques":[143],"utilize":[145,209],"its":[146,171],"unique":[147],"characteristics.":[148],"An":[149],"evaluation":[150],"across":[153],"broad":[155],"range":[156,223],"circuits,":[158,235],"considering":[159],"known":[161],"optimization":[162],"techniques,":[163],"important":[166],"next":[167],"step":[168],"determining":[170],"viability.":[172],"In":[173],"this":[174],"paper,":[175],"we":[176,246],"propose":[177],"systematic":[179],"methodology":[180,188,212],"synthesis":[183],"circuits.":[186],"Our":[187],"performs":[189],"various":[190,292],"optimizations":[191],"benefit":[193],"ASL,":[194],"intracycle":[197],"gating,":[199],"stacking":[200],"nanomagnets,":[203],"fine-grained":[205],"pipelining.":[207],"We":[208,286],"evaluate":[214,288],"suitability":[216],"implementations":[219],"wide":[222],"benchmarks,":[225],"viz.,":[226],"random":[227],"combinational":[228],"sequential":[230],"logic,":[231],"digital":[232],"signal":[233],"processing":[234],"Leon":[238],"SPARC3":[239],"general-purpose":[240],"processor.":[241],"Based":[242],"our":[244],"evaluation,":[245],"identify:":[247],"1)":[248],"large":[250],"current":[251],"requirement":[252],"nanomagnets":[254],"at":[255],"fast":[256],"switching":[257],"speeds;":[258],"2)":[259],"dissipation":[263],"all-metallic":[266],"devices;":[267],"3)":[269],"short":[271],"flip":[273],"length":[274],"interconnects":[276],"key":[278],"bottlenecks":[279],"limit":[281],"competitiveness":[283],"ASL.":[285,302],"further":[287],"impact":[290],"improvements":[294],"device":[296],"parameters":[297]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}