{"id":"https://openalex.org/W2084144273","doi":"https://doi.org/10.1109/tcad.2015.2413411","title":"3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability","display_name":"3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability","publication_year":2015,"publication_date":"2015-03-16","ids":{"openalex":"https://openalex.org/W2084144273","doi":"https://doi.org/10.1109/tcad.2015.2413411","mag":"2084144273"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2413411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2413411","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111794329","display_name":"Jaeil Lim","orcid":"https://orcid.org/0009-0007-4627-9309"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jaeil Lim","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","Department of Electrical and Electronic Engineering , Yonsei University , Seoul , Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering , Yonsei University , Seoul , Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110360681","display_name":"Hyunyul Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunyul Lim","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","Department of Electrical and Electronic Engineering , Yonsei University , Seoul , Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering , Yonsei University , Seoul , Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","Department of Electrical and Electronic Engineering , Yonsei University , Seoul , Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering , Yonsei University , Seoul , Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111794329"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59754889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"34","issue":"9","first_page":"1455","last_page":"1466"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9176892042160034},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.6247226595878601},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.594383180141449},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5328578948974609},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5112779140472412},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5070197582244873},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4953864812850952},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4363930821418762},{"id":"https://openalex.org/keywords/refresh-rate","display_name":"Refresh rate","score":0.4213804602622986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3173438310623169},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3008938431739807},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.0945054292678833},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07443413138389587}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9176892042160034},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.6247226595878601},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.594383180141449},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5328578948974609},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5112779140472412},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5070197582244873},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4953864812850952},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4363930821418762},{"id":"https://openalex.org/C109034871","wikidata":"https://www.wikidata.org/wiki/Q949326","display_name":"Refresh rate","level":2,"score":0.4213804602622986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3173438310623169},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3008938431739807},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0945054292678833},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07443413138389587},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2413411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2413411","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1505816907","https://openalex.org/W1964317420","https://openalex.org/W1972427123","https://openalex.org/W2034919502","https://openalex.org/W2040674469","https://openalex.org/W2095534648","https://openalex.org/W2100799944","https://openalex.org/W2101501150","https://openalex.org/W2103206828","https://openalex.org/W2103498248","https://openalex.org/W2104225326","https://openalex.org/W2108623061","https://openalex.org/W2111538921","https://openalex.org/W2119092821","https://openalex.org/W2119815263","https://openalex.org/W2125082141","https://openalex.org/W2126036714","https://openalex.org/W2127478143","https://openalex.org/W2131413854","https://openalex.org/W2133761364","https://openalex.org/W2137189008","https://openalex.org/W2144005128","https://openalex.org/W2154857344","https://openalex.org/W2156999106","https://openalex.org/W2163297099","https://openalex.org/W2170382128","https://openalex.org/W2171148960","https://openalex.org/W2171338309","https://openalex.org/W3139689176","https://openalex.org/W3145579537","https://openalex.org/W4253685081","https://openalex.org/W6630190462","https://openalex.org/W6641245419"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W1643962617","https://openalex.org/W4297812927","https://openalex.org/W4386903460","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W2912837441","https://openalex.org/W2080488045"],"abstract_inverted_index":{"The":[0,151],"3-D":[1,55,73,97],"integrated":[2],"dynamic":[3],"random-access":[4],"memory":[5],"(DRAM)":[6],"structure":[7],"with":[8],"a":[9,20,40,45,83,91,159],"processor":[10,37,58],"is":[11,63,68,86,100,136,149,156],"being":[12],"widely":[13],"studied":[14],"due":[15],"to":[16],"advantages,":[17],"such":[18],"as":[19],"large":[21],"band-width":[22],"and":[23,44,79,110,118,145],"data":[24,109,126],"communication":[25],"power":[26,154],"reduction.":[27],"In":[28,88,138],"these":[29],"structures,":[30],"the":[31,36,50,54,72,75,104,107,111,115,119,125,129],"massive":[32],"heat":[33],"generation":[34],"of":[35,49,106,128],"results":[38],"in":[39,53,71,82],"high":[41,46],"operating":[42],"temperature":[43,66,76,80,108,116,131,142],"refresh":[47,61,134,146,153],"rate":[48],"DRAM.":[51],"Thus,":[52],"DRAM":[56,84,99,120],"over":[57],"architecture,":[59],"temperature-aware":[60],"management":[62],"necessary.":[64],"However,":[65],"determination":[67],"difficult,":[69],"because":[70],"DRAM,":[74],"changes":[77],"dynamically":[78],"variation":[81],"die":[85],"complicated.":[87],"this":[89,123],"paper,":[90],"thermal":[92],"guard-band":[93],"set-up":[94],"method":[95,148],"for":[96],"stacked":[98],"proposed.":[101],"It":[102],"considers":[103],"latency":[105],"position":[112],"difference":[113],"between":[114],"sensor":[117,143],"cell.":[121],"With":[122],"method,":[124],"reliability":[127],"on-chip":[130],"sensor-dependent":[132],"adaptive":[133],"control":[135,147],"guaranteed.":[137],"addition,":[139],"an":[140],"efficient":[141],"built-in":[144],"analyzed.":[150],"expected":[152],"reduction":[155],"examined":[157],"through":[158],"simulation.":[160]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}