{"id":"https://openalex.org/W1966920455","doi":"https://doi.org/10.1109/tcad.2015.2410671","title":"Guest Editorial: Special Section on Physical Design Techniques for Advanced Technology Nodes","display_name":"Guest Editorial: Special Section on Physical Design Techniques for Advanced Technology Nodes","publication_year":2015,"publication_date":"2015-03-18","ids":{"openalex":"https://openalex.org/W1966920455","doi":"https://doi.org/10.1109/tcad.2015.2410671","mag":"1966920455"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2410671","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2410671","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/7061937/07062064.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"editorial","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ieeexplore.ieee.org/ielx7/43/7061937/07062064.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Dept. of Electrical & Computer Eng., University of Wisconsin, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electrical & Computer Eng., University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","[Department of Electrical, and Computer Engineering, Texas A&M University, College Station, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"[Department of Electrical, and Computer Engineering, Texas A&M University, College Station, TX, USA]","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058119792","display_name":"Mustafa \u00d6zdal","orcid":"https://orcid.org/0000-0002-0286-2128"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mustafa Ozdal","raw_affiliation_strings":["Strategic CAD Labs, Intel, Hillsboro, OR, USA","Strategic CAD Labs., Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Strategic CAD Labs, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Strategic CAD Labs., Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111686227","display_name":"Cliff Sze","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cliff C. N. Sze","raw_affiliation_strings":["IBM Research, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072204999"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.16707889,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58484757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"34","issue":"4","first_page":"501","last_page":"501"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9570000171661377,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9570000171661377,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9229999780654907,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9097999930381775,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8233886957168579},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.8230013251304626},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6753613948822021},{"id":"https://openalex.org/keywords/special-section","display_name":"Special section","score":0.6079248189926147},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5417931079864502},{"id":"https://openalex.org/keywords/section","display_name":"Section (typography)","score":0.5100060701370239},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4417877793312073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.37298840284347534},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.33910953998565674},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2820169925689697},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.191236674785614}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8233886957168579},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.8230013251304626},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6753613948822021},{"id":"https://openalex.org/C2993458768","wikidata":"https://www.wikidata.org/wiki/Q3477549","display_name":"Special section","level":2,"score":0.6079248189926147},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5417931079864502},{"id":"https://openalex.org/C2780129039","wikidata":"https://www.wikidata.org/wiki/Q1931107","display_name":"Section (typography)","level":2,"score":0.5100060701370239},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4417877793312073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37298840284347534},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.33910953998565674},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2820169925689697},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.191236674785614},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2410671","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2410671","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/7061937/07062064.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcad.2015.2410671","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2410671","pdf_url":"https://ieeexplore.ieee.org/ielx7/43/7061937/07062064.pdf","source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1966920455.pdf","grobid_xml":"https://content.openalex.org/works/W1966920455.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2781601456","https://openalex.org/W1518650219","https://openalex.org/W3010631755","https://openalex.org/W1919516409","https://openalex.org/W4240503776","https://openalex.org/W2046102945","https://openalex.org/W2167693349","https://openalex.org/W1693171640","https://openalex.org/W4211105560","https://openalex.org/W2186482337"],"abstract_inverted_index":{"Advanced":[0],"technology":[1],"nodes":[2],"have":[3],"engendered":[4],"new":[5],"challenges":[6,28],"in":[7,21,42],"the":[8,56,62,77,81],"design":[9,23,37,86],"of":[10,51,61,71],"integrated":[11],"circuits":[12],"(ICs),":[13],"which":[14],"can":[15],"only":[16],"be":[17],"addressed":[18],"through":[19],"innovations":[20],"physical":[22,63,85],"techniques":[24],"and":[25,47,53,59,76],"algorithms.":[26],"These":[27],"stem":[29],"from":[30],"factors":[31],"such":[32],"as":[33],"increasingly":[34],"complex":[35],"manufacturing":[36],"rules,":[38],"cell":[39],"pin":[40],"access":[41],"technologies":[43],"utilizing":[44],"multiple":[45],"patterning":[46],"FinFETs,":[48],"various":[49],"types":[50],"restrictions":[52],"blockages":[54],"on":[55,84],"routing":[57],"layers,":[58],"complexity":[60],"floorplan,":[64],"for":[65],"example":[66],"due":[67],"to":[68],"irregular":[69],"shapes":[70],"placeable":[72],"areas.":[73],"This":[74],"issue":[75,79],"next":[78],"feature":[80],"special":[82],"section":[83],"aimed":[87],"at":[88],"addressing":[89],"these":[90],"challenges.":[91]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}