{"id":"https://openalex.org/W2093771365","doi":"https://doi.org/10.1109/tcad.2015.2402171","title":"Post-Silicon Validation of Multiprocessor Memory Consistency","display_name":"Post-Silicon Validation of Multiprocessor Memory Consistency","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W2093771365","doi":"https://doi.org/10.1109/tcad.2015.2402171","mag":"2093771365"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2402171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2402171","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034607560","display_name":"Biruk Mammo","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Biruk W. Mammo","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Mi, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Mi, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030335506","display_name":"Valeria Bertacco","orcid":"https://orcid.org/0000-0002-0319-3368"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeria Bertacco","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Mi, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Mi, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018269902","display_name":"Andrew DeOrio","orcid":"https://orcid.org/0000-0001-5653-5109"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew DeOrio","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Mi, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Mi, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035843813","display_name":"Ilya Wagner","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ilya Wagner","raw_affiliation_strings":["System Validation and Engineering Group, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"System Validation and Engineering Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034607560"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":2.5839,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89672885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"34","issue":"6","first_page":"1027","last_page":"1037"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8175602555274963},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.5957213640213013},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5458928942680359},{"id":"https://openalex.org/keywords/sequential-consistency","display_name":"Sequential consistency","score":0.5236206650733948},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4650498628616333},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4640907645225525},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.44692888855934143},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.43703919649124146},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4325034022331238},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.41050219535827637},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3550582826137543},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.29993778467178345},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2656426429748535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22056829929351807},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21716931462287903},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16896486282348633}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8175602555274963},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.5957213640213013},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5458928942680359},{"id":"https://openalex.org/C82029504","wikidata":"https://www.wikidata.org/wiki/Q4373882","display_name":"Sequential consistency","level":4,"score":0.5236206650733948},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4650498628616333},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4640907645225525},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44692888855934143},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.43703919649124146},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4325034022331238},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.41050219535827637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3550582826137543},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.29993778467178345},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2656426429748535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22056829929351807},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21716931462287903},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16896486282348633}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2402171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2402171","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[{"id":"https://openalex.org/G3150367408","display_name":null,"funder_award_id":"1217764","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1594228127","https://openalex.org/W1694765325","https://openalex.org/W1822674892","https://openalex.org/W2029601347","https://openalex.org/W2039509099","https://openalex.org/W2054739713","https://openalex.org/W2067354926","https://openalex.org/W2085773946","https://openalex.org/W2104932676","https://openalex.org/W2105945277","https://openalex.org/W2110868591","https://openalex.org/W2110879934","https://openalex.org/W2111491143","https://openalex.org/W2111858071","https://openalex.org/W2116454140","https://openalex.org/W2134643952","https://openalex.org/W2148985500","https://openalex.org/W2149179427","https://openalex.org/W2150148998","https://openalex.org/W2152621318","https://openalex.org/W2157602829","https://openalex.org/W2164264749","https://openalex.org/W2170293694","https://openalex.org/W3031008239","https://openalex.org/W3145128584","https://openalex.org/W4240322740","https://openalex.org/W4246219036","https://openalex.org/W6637471237"],"related_works":["https://openalex.org/W2036306661","https://openalex.org/W118795575","https://openalex.org/W2145655468","https://openalex.org/W1885534640","https://openalex.org/W1738788207","https://openalex.org/W2764757682","https://openalex.org/W1569741251","https://openalex.org/W1496676675","https://openalex.org/W2110339542","https://openalex.org/W4317827391"],"abstract_inverted_index":{"Shared-memory":[0],"chip-multiprocessor":[1],"(CMP)":[2],"architectures":[3],"define":[4],"memory":[5,14,28,37,96,105,117,138,194],"consistency":[6,29,118,195],"models":[7],"that":[8,125,207,227],"establish":[9],"the":[10,20,45,77,123,152,157,167,214,231],"ordering":[11],"rules":[12],"for":[13,56,63],"operations":[15],"from":[16],"multiple":[17,40],"threads.":[18],"Validating":[19],"correctness":[21],"of":[22,26,36,76,88,233],"a":[23,52,85,103,126,130,145,162,174,223,234,240],"CMP's":[24,78],"implementation":[25],"its":[27],"model":[30],"requires":[31],"extensive":[32],"monitoring":[33],"and":[34,59,202,222],"analysis":[35,111,153],"accesses":[38],"while":[39],"threads":[41],"are":[42],"executing":[43],"on":[44,122,156,161,166,173],"CMP.":[46],"In":[47],"this":[48,100],"paper,":[49],"we":[50,107,142],"present":[51],"low":[53],"overhead":[54,221,226],"solution":[55,141,209],"observing,":[57],"recording":[58],"analyzing":[60],"shared-memory":[61],"interactions":[62],"use":[64],"in":[65,132,187,213,239],"an":[66,133,182],"emulation":[67],"and/or":[68],"post-silicon":[69],"validation":[70,168],"environment.":[71],"Our":[72,178],"approach":[73],"leverages":[74],"portions":[75],"own":[79,110],"data":[80],"caches,":[81],"augmented":[82],"only":[83],"by":[84],"small":[86],"amount":[87],"hardware":[89],"logic,":[90],"to":[91,95,102,113,129,147,150,218],"log":[92],"information":[93,101],"relevant":[94],"accesses.":[97],"After":[98],"transferring":[99],"central":[104],"location,":[106],"deploy":[108],"our":[109,188,208],"algorithm":[112],"detect":[114],"any":[115],"possible":[116],"violations.":[119],"We":[120],"build":[121],"property":[124],"violation":[127],"corresponds":[128],"cycle":[131],"appropriately":[134],"defined":[135],"graph":[136],"representing":[137],"interactions.":[139],"The":[140],"propose":[143],"allows":[144],"designer":[146],"choose":[148],"where":[149],"run":[151],"algorithm:":[154],"1)":[155],"CMP":[158],"itself;":[159],"2)":[160],"separate":[163,175],"processor":[164],"residing":[165],"platform;":[169],"or":[170],"3)":[171],"off-line":[172],"host":[176],"machine.":[177],"experimental":[179],"results":[180],"show":[181],"83%":[183],"bug":[184],"detection":[185],"rate,":[186],"testbed":[189],"CMP,":[190],"over":[191],"three":[192],"distinct":[193],"models,":[196],"namely:":[197],"relaxed-memory":[198],"order,":[199,201],"total-store":[200],"sequential":[203],"consistency.":[204],"Finally,":[205],"note":[206],"can":[210],"be":[211],"disabled":[212],"final":[215],"product,":[216],"leading":[217],"zero":[219],"performance":[220],"per-core":[224],"area":[225],"is":[228],"smaller":[229],"than":[230],"size":[232],"physical":[235],"integer":[236],"register":[237],"file":[238],"modern":[241],"processor.":[242]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}