{"id":"https://openalex.org/W1990485341","doi":"https://doi.org/10.1109/tcad.2015.2401571","title":"Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography","display_name":"Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography","publication_year":2015,"publication_date":"2015-02-09","ids":{"openalex":"https://openalex.org/W1990485341","doi":"https://doi.org/10.1109/tcad.2015.2401571","mag":"1990485341"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2401571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2401571","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051340429","display_name":"Bei Yu","orcid":"https://orcid.org/0000-0001-6406-4810"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bei Yu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078415010","display_name":"Xiaoqing Xu","orcid":"https://orcid.org/0000-0002-5314-7669"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoqing Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044285298","display_name":"Jhih-Rong Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jhih-Rong Gao","raw_affiliation_strings":["Cadence Design Systems, Austin, TX, USA",", Cadence Design Systems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":", Cadence Design Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100448036","display_name":"Zhuo Li","orcid":"https://orcid.org/0000-0002-9937-2669"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhuo Li","raw_affiliation_strings":["Cadence Design Systems, Austin, TX, USA",", Cadence Design Systems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":", Cadence Design Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113656006","display_name":"Charles J. Alpert","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles J. Alpert","raw_affiliation_strings":["Cadence Design Systems, Austin, TX, USA",", Cadence Design Systems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":", Cadence Design Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5051340429"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":5.8131,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.96403294,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"34","issue":"5","first_page":"726","last_page":"739"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.7369043827056885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6103706955909729},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5891035795211792},{"id":"https://openalex.org/keywords/multiple-patterning","display_name":"Multiple patterning","score":0.5634018778800964},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5214975476264954},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46114546060562134},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.24608933925628662},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.22084617614746094},{"id":"https://openalex.org/keywords/resist","display_name":"Resist","score":0.21315604448318481},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15507134795188904},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.10300198197364807}],"concepts":[{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.7369043827056885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6103706955909729},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5891035795211792},{"id":"https://openalex.org/C177409738","wikidata":"https://www.wikidata.org/wiki/Q1917460","display_name":"Multiple patterning","level":4,"score":0.5634018778800964},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5214975476264954},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46114546060562134},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.24608933925628662},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.22084617614746094},{"id":"https://openalex.org/C53524968","wikidata":"https://www.wikidata.org/wiki/Q7315582","display_name":"Resist","level":3,"score":0.21315604448318481},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15507134795188904},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.10300198197364807},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2015.2401571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2401571","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.761.8400","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.761.8400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://arxiv.org/pdf/1402.2635.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Partnerships for the goals","id":"https://metadata.un.org/sdg/17"}],"awards":[{"id":"https://openalex.org/G1615216999","display_name":null,"funder_award_id":"CCF-1218906","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5622668631","display_name":null,"funder_award_id":"CCF-0644316","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1542195992","https://openalex.org/W1587650745","https://openalex.org/W1966149271","https://openalex.org/W1971739315","https://openalex.org/W1974376306","https://openalex.org/W1983920947","https://openalex.org/W1993999542","https://openalex.org/W1997420670","https://openalex.org/W2014631148","https://openalex.org/W2017219575","https://openalex.org/W2032622168","https://openalex.org/W2038260712","https://openalex.org/W2047394675","https://openalex.org/W2052163612","https://openalex.org/W2093576521","https://openalex.org/W2093833041","https://openalex.org/W2103632023","https://openalex.org/W2122080710","https://openalex.org/W2130949902","https://openalex.org/W2146232231","https://openalex.org/W2169862988","https://openalex.org/W2172061077","https://openalex.org/W2173707186","https://openalex.org/W2175246050","https://openalex.org/W2949126383","https://openalex.org/W2975639389","https://openalex.org/W3100108623","https://openalex.org/W3104087814","https://openalex.org/W3149715914","https://openalex.org/W4231171283","https://openalex.org/W4232866183","https://openalex.org/W4234740743","https://openalex.org/W4238726164","https://openalex.org/W4240075604","https://openalex.org/W4246598764","https://openalex.org/W6663560753","https://openalex.org/W6785929934","https://openalex.org/W6947774901"],"related_works":["https://openalex.org/W2140942945","https://openalex.org/W2541440459","https://openalex.org/W2050847819","https://openalex.org/W2115795789","https://openalex.org/W2000620740","https://openalex.org/W2025251804","https://openalex.org/W1975854055","https://openalex.org/W2075959051","https://openalex.org/W2032413298","https://openalex.org/W2546756142"],"abstract_inverted_index":{"As":[0],"the":[1,24,51,72,77,113,117,131,182],"feature":[2],"size":[3],"of":[4,23,120,164],"semiconductor":[5],"process":[6],"further":[7],"scales":[8],"to":[9,74,95,148],"sub-16":[10],"nm":[11],"technology":[12],"node,":[13],"triple":[14],"patterning":[15],"lithography":[16,27],"(TPL)":[17],"has":[18],"been":[19],"regarded":[20],"as":[21,108],"one":[22],"most":[25,52],"promising":[26],"candidates":[28],"along":[29],"with":[30,154],"extreme":[31],"ultraviolet,":[32],"electron":[33],"beam":[34],"lithography,":[35],"and":[36,40,54,92,134,166,185],"directly":[37],"self-assembly.":[38],"M1":[39],"contact":[41],"layers,":[42],"which":[43,157],"are":[44,50],"usually":[45],"deployed":[46],"within":[47],"standard":[48,89,109,121],"cells,":[49,122],"critical":[53],"complex":[55],"parts":[56],"for":[57],"modern":[58],"digital":[59],"designs.":[60],"Traditional":[61],"design":[62,105],"flow":[63],"that":[64,171],"ignores":[65],"TPL":[66,78,97,101,126,150],"in":[67,162],"early":[68,104],"stages":[69],"may":[70],"limit":[71],"potential":[73],"resolve":[75],"all":[76],"conflicts.":[79],"In":[80,140],"this":[81],"paper,":[82],"we":[83,123,142],"propose":[84,143],"a":[85,125,144],"coherent":[86],"framework,":[87],"including":[88],"cell":[90,110],"compliance":[91],"detailed":[93,128,152],"placement,":[94],"enable":[96],"friendly":[98],"design.":[99],"Considering":[100],"constraints":[102],"during":[103],"stages,":[106],"such":[107],"compliance,":[111],"improves":[112],"layout":[114,132],"decomposability.":[115],"With":[116],"precoloring":[118],"solutions":[119],"present":[124],"aware":[127,151],"placement":[129,135,153,186],"where":[130],"decomposition":[133],"can":[136,158,174,179],"be":[137],"resolved":[138],"simultaneously.":[139],"addition,":[141],"linear":[145],"dynamic":[146],"programming":[147],"solve":[149],"maximum":[155],"displacement,":[156],"achieve":[159,175],"good":[160],"trade-off":[161],"terms":[163],"runtime":[165],"performance.":[167],"Experimental":[168],"results":[169],"show":[170],"our":[172],"framework":[173],"zero":[176],"conflict,":[177],"meanwhile":[178],"effectively":[180],"optimize":[181],"stitch":[183],"number":[184],"wire-length.":[187]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}