{"id":"https://openalex.org/W1970664796","doi":"https://doi.org/10.1109/tcad.2015.2399441","title":"Repairing a 3-D Die-Stack Using Available Programmable Logic","display_name":"Repairing a 3-D Die-Stack Using Available Programmable Logic","publication_year":2015,"publication_date":"2015-02-04","ids":{"openalex":"https://openalex.org/W1970664796","doi":"https://doi.org/10.1109/tcad.2015.2399441","mag":"1970664796"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2399441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2399441","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084404179","display_name":"Kundan Nepal","orcid":"https://orcid.org/0000-0002-4215-3393"},"institutions":[{"id":"https://openalex.org/I161515732","display_name":"University of St. Thomas - Minnesota","ror":"https://ror.org/05vfxvp80","country_code":"US","type":"education","lineage":["https://openalex.org/I161515732"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kundan Nepal","raw_affiliation_strings":["University of St. Thomas, Saint Paul, MN, USA"],"affiliations":[{"raw_affiliation_string":"University of St. Thomas, Saint Paul, MN, USA","institution_ids":["https://openalex.org/I161515732"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030164518","display_name":"Soha Alhelaly","orcid":"https://orcid.org/0000-0003-3867-9293"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soha Alhelaly","raw_affiliation_strings":["Southern Methodist University, TX, USA",", Southern Methodist University, Dallas, USA"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University, TX, USA","institution_ids":["https://openalex.org/I178169726"]},{"raw_affiliation_string":", Southern Methodist University, Dallas, USA","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044465911","display_name":"Jennifer Dworak","orcid":null},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Dworak","raw_affiliation_strings":["Southern Methodist University, TX, USA",", Southern Methodist University, Dallas, USA"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University, TX, USA","institution_ids":["https://openalex.org/I178169726"]},{"raw_affiliation_string":", Southern Methodist University, Dallas, USA","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047635410","display_name":"R. Iris Bahar","orcid":"https://orcid.org/0000-0001-6927-8527"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Iris Bahar","raw_affiliation_strings":["Brown University, Providence, RI, USA","Brown University Providence RI USA"],"affiliations":[{"raw_affiliation_string":"Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]},{"raw_affiliation_string":"Brown University Providence RI USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089924197","display_name":"Theodore W. Manikas","orcid":"https://orcid.org/0000-0001-8331-9815"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Theodore Manikas","raw_affiliation_strings":["Southern Methodist University, TX, USA",", Southern Methodist University, Dallas, USA"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University, TX, USA","institution_ids":["https://openalex.org/I178169726"]},{"raw_affiliation_string":", Southern Methodist University, Dallas, USA","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089888208","display_name":"Ping Gui","orcid":"https://orcid.org/0000-0002-3197-4903"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ping Gui","raw_affiliation_strings":["Southern Methodist University, TX, USA",", Southern Methodist University, Dallas, USA"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University, TX, USA","institution_ids":["https://openalex.org/I178169726"]},{"raw_affiliation_string":", Southern Methodist University, Dallas, USA","institution_ids":["https://openalex.org/I178169726"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5084404179"],"corresponding_institution_ids":["https://openalex.org/I161515732"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66232203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"34","issue":"5","first_page":"849","last_page":"861"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8024882674217224},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.6745562553405762},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6501989960670471},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6173610091209412},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5655052065849304},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5264083743095398},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5011835098266602},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.48626911640167236},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.45473557710647583},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34390079975128174},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33694207668304443},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3040156364440918},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26159223914146423},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21276220679283142},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.16304680705070496},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08865374326705933}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8024882674217224},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.6745562553405762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6501989960670471},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6173610091209412},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5655052065849304},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5264083743095398},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5011835098266602},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.48626911640167236},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.45473557710647583},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34390079975128174},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33694207668304443},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3040156364440918},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26159223914146423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21276220679283142},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.16304680705070496},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08865374326705933},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2399441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2399441","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[{"id":"https://openalex.org/G319101946","display_name":null,"funder_award_id":"CCF-1061164","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1608570110","https://openalex.org/W1912550935","https://openalex.org/W1969421959","https://openalex.org/W1977850862","https://openalex.org/W1981220134","https://openalex.org/W1987877070","https://openalex.org/W2021137365","https://openalex.org/W2040168971","https://openalex.org/W2043184000","https://openalex.org/W2050361299","https://openalex.org/W2062899780","https://openalex.org/W2063893206","https://openalex.org/W2064280789","https://openalex.org/W2066210619","https://openalex.org/W2072496847","https://openalex.org/W2075111830","https://openalex.org/W2075345451","https://openalex.org/W2083129574","https://openalex.org/W2086936129","https://openalex.org/W2088716948","https://openalex.org/W2100669545","https://openalex.org/W2104225326","https://openalex.org/W2104298702","https://openalex.org/W2121760724","https://openalex.org/W2130923737","https://openalex.org/W2132155220","https://openalex.org/W2133687702","https://openalex.org/W2141400030","https://openalex.org/W2151845324","https://openalex.org/W2155888756","https://openalex.org/W2161129061","https://openalex.org/W2163502240","https://openalex.org/W2164290165","https://openalex.org/W2171158799","https://openalex.org/W2171430640","https://openalex.org/W2185926888","https://openalex.org/W2576785664","https://openalex.org/W3012668504","https://openalex.org/W4248445118","https://openalex.org/W4285719527","https://openalex.org/W4290647099","https://openalex.org/W6642086548","https://openalex.org/W6642311755","https://openalex.org/W6666162271","https://openalex.org/W6669608263","https://openalex.org/W6672285614","https://openalex.org/W6679695434","https://openalex.org/W6686479381","https://openalex.org/W6840763936"],"related_works":["https://openalex.org/W4229881013","https://openalex.org/W2526362253","https://openalex.org/W2197466303","https://openalex.org/W2134697552","https://openalex.org/W2534453537","https://openalex.org/W4234601000","https://openalex.org/W301738039","https://openalex.org/W2151236218","https://openalex.org/W1512285683","https://openalex.org/W1759353739"],"abstract_inverted_index":{"3-D":[0,17],"die-stacks":[1],"hold":[2],"great":[3],"promise":[4],"for":[5,79,183],"increasing":[6],"system":[7],"performance,":[8],"but":[9,204],"difficulties":[10],"in":[11,76,172,212,228],"testing":[12],"dies":[13,158],"and":[14,24,150],"assembling":[15],"a":[16,36,56,60,94,128,139,173,195],"stack":[18,57,78],"are":[19,181],"leading":[20],"to":[21,118,125,130,201,218],"yield":[22],"issues":[23],"slowing":[25],"the":[26,42,52,77,90,99,105,155,167,209,213,223,226,229,236],"large":[27],"scale":[28],"manufacturing":[29],"of":[30,54,93,138,145,169,208,225,235],"these":[31],"devices.":[32],"In":[33,107],"many":[34],"cases,":[35],"single":[37],"defective":[38,61,91,100,210,238],"die":[39,62,96,124],"will":[40],"kill":[41],"entire":[43],"stack.":[44],"To":[45],"help":[46],"mitigate":[47],"this":[48,108,170],"issue,":[49],"we":[50,87,110,165,193],"explore":[51,166],"possibility":[53],"repairing":[55],"that":[58,71,189,197,234],"contains":[59],"by":[63,97],"utilizing":[64],"an":[65,119],"field":[66],"programmable":[67],"gate":[68],"array":[69],"(FPGA)":[70],"has":[72],"already":[73],"been":[74],"included":[75],"other":[80],"purposes,":[81],"such":[82,127],"as":[83],"performance":[84,168,220],"enhancement.":[85],"Specifically,":[86],"propose":[88],"bypassing":[89,144],"portion":[92],"nonprogrammable":[95],"replacing":[98],"functionality":[101,103],"with":[102],"on":[104],"FPGA.":[106],"paper,":[109],"discuss":[111],"what":[112],"additional":[113],"logic":[114,146],"must":[115],"be":[116,148,202],"added":[117],"Application-Specific":[120],"Integrated":[121],"Circuit":[122],"(ASIC)":[123],"allow":[126,216],"bypass":[129],"occur.":[131],"We":[132],"then":[133],"show":[134,188],"through":[135],"detailed":[136],"simulation":[137,186],"2.5-D":[140],"Xilinx":[141],"FPGA":[142,214,230],"how":[143],"can":[147,192,215],"achieved":[149],"throughput":[151],"maintained":[152],"even":[153,221],"when":[154,222],"two":[156],"different":[157,162,178],"involved":[159],"operate":[160],"at":[161],"frequencies.":[163],"Finally,":[164],"technique":[171],"superscalar,":[174],"out-of-order":[175],"processor,":[176],"where":[177],"functional":[179],"units":[180,227],"marked":[182],"replacement.":[184],"Our":[185],"results":[187],"not":[190],"only":[191],"salvage":[194],"device":[196],"would":[198],"otherwise":[199],"have":[200],"discarded,":[203],"creating":[205],"multiple":[206],"copies":[207],"partition":[211],"us":[217],"regain":[219],"latency":[224],"is":[231],"longer":[232],"than":[233],"original":[237],"copy.":[239]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}