{"id":"https://openalex.org/W2113682107","doi":"https://doi.org/10.1109/tcad.2015.2394310","title":"Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure","display_name":"Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure","publication_year":2015,"publication_date":"2015-01-20","ids":{"openalex":"https://openalex.org/W2113682107","doi":"https://doi.org/10.1109/tcad.2015.2394310","mag":"2113682107"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2015.2394310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2394310","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101967869","display_name":"Subhendu Roy","orcid":"https://orcid.org/0000-0001-8554-563X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Subhendu Roy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067917827","display_name":"Pavlos M. Mattheakis","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Pavlos M. Mattheakis","raw_affiliation_strings":["Mentor Graphics, Grenoble, France",", Mentor Graphics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Grenoble, France","institution_ids":[]},{"raw_affiliation_string":", Mentor Graphics, Grenoble, France","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074123126","display_name":"Laurent Masse-Navette","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Laurent Masse-Navette","raw_affiliation_strings":["Mentor Graphics, Grenoble, France",", Mentor Graphics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Grenoble, France","institution_ids":[]},{"raw_affiliation_string":", Mentor Graphics, Grenoble, France","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Texas at Austin, Austin , TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101967869"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":3.3539,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.92830248,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"34","issue":"4","first_page":"589","last_page":"602"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8876083493232727},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6755840182304382},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5943015813827515},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5502335429191589},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5074357390403748},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4895564019680023},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.467204749584198},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.459774374961853},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.45399460196495056},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4211270213127136},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3834221363067627},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34158337116241455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2792375087738037},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.22454842925071716},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12443560361862183},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.12091299891471863}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8876083493232727},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6755840182304382},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5943015813827515},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5502335429191589},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5074357390403748},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4895564019680023},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.467204749584198},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.459774374961853},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.45399460196495056},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4211270213127136},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3834221363067627},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34158337116241455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2792375087738037},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.22454842925071716},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12443560361862183},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.12091299891471863},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2015.2394310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2015.2394310","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1507707340","https://openalex.org/W1511469799","https://openalex.org/W1608654372","https://openalex.org/W1829133288","https://openalex.org/W1963575401","https://openalex.org/W1974413903","https://openalex.org/W2002848805","https://openalex.org/W2004301588","https://openalex.org/W2011778848","https://openalex.org/W2044448266","https://openalex.org/W2056496431","https://openalex.org/W2094574087","https://openalex.org/W2117793659","https://openalex.org/W2123512677","https://openalex.org/W2129107674","https://openalex.org/W2136836299","https://openalex.org/W2138647709","https://openalex.org/W2142850552","https://openalex.org/W2149417654","https://openalex.org/W2160840734","https://openalex.org/W2161815778","https://openalex.org/W2162112388","https://openalex.org/W2176803757","https://openalex.org/W2180955215","https://openalex.org/W3089937351","https://openalex.org/W3143829947","https://openalex.org/W4235168608","https://openalex.org/W4238470610","https://openalex.org/W4245301828","https://openalex.org/W4251593114","https://openalex.org/W4251921449","https://openalex.org/W6636331600","https://openalex.org/W6651362147","https://openalex.org/W6674037320","https://openalex.org/W6683707382"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W1999924508","https://openalex.org/W3006003651","https://openalex.org/W2556166322","https://openalex.org/W2144282137","https://openalex.org/W2117814846"],"abstract_inverted_index":{"With":[0],"aggressive":[1],"technology":[2],"scaling":[3],"and":[4,14,57,79,135,143,189,193,223,234,264],"complex":[5],"design":[6,55,96],"scenarios,":[7],"timing":[8,58,261],"closure":[9],"has":[10,34,46],"become":[11],"a":[12,103,113,131],"challenging":[13],"tedious":[15],"job":[16],"for":[17,23,84],"the":[18,28,74,85,88,92,128,141,150,156,159,162,166,173,178,182,186,203,250,260],"designers.":[19],"Timing":[20],"violations":[21],"persist":[22],"multi-corner,":[24],"multi-mode":[25],"designs":[26,211],"in":[27,146,170,177,202,227,242,257],"deep-routing":[29],"stage":[30],"although":[31],"careful":[32],"optimization":[33,45],"been":[35,47],"applied":[36],"at":[37,70,91,149,161],"every":[38],"step":[39],"after":[40],"synthesis.":[41],"Useful":[42],"clock":[43,68,105,123,147,151,168,175,179,204,215,243,265],"skew":[44,64,69,114],"suggested":[48],"as":[49],"an":[50,120,195,237],"effective":[51],"way":[52],"to":[53,140,172,185,197],"achieve":[54],"convergence":[56],"closure.":[59],"Existing":[60],"approaches":[61],"on":[62,112,119,208,254],"useful":[63],"optimization:":[65],"1)":[66],"calculate":[67],"sequential":[71],"elements":[72],"before":[73],"actual":[75],"tree":[76,106,152,216,244,266],"is":[77,110,130],"synthesized":[78],"2)":[80],"do":[81],"not":[82],"account":[83],"implementability":[86,188],"of":[87,95,127,133,158,165,181,240,252,259],"calculated":[89],"schedules":[90],"later":[93],"stages":[94],"cycle.":[97],"In":[98],"this":[99],"paper,":[100],"we":[101],"propose":[102],"novel":[104],"resynthesis":[107,217],"methodology":[108,218],"which":[109,117,138],"based":[111],"scheduling":[115,176],"engine":[116,129],"works":[118],"already":[121],"built":[122],"tree.":[124,205],"The":[125],"output":[126,163],"set":[132],"positive":[134],"negative":[136,229,232],"offsets":[137,160,201],"translate":[139],"delay":[142],"accelerations,":[144],"respectively":[145,220],"arrival":[148],"pins.":[153],"We":[154,246],"demonstrate":[155,212],"effectiveness":[157],"pins":[164,180],"leaf-level":[167],"drivers":[169],"comparison":[171],"traditional":[174],"flip-flops":[183],"due":[184],"better":[187],"lesser":[190],"area":[191],"overhead":[192,239],"present":[194],"algorithm":[196],"accurately":[198],"realize":[199],"these":[200],"Experimental":[206],"results":[207],"large-scale":[209],"industrial":[210],"that":[213],"our":[214,255],"achieves":[219],"57%,":[221],"12%,":[222],"42%":[224],"average":[225,238],"improvement":[226,263],"total":[228],"slack,":[230,233],"worst":[231],"failure-end-point":[235],"with":[236],"26%":[241],"area.":[245],"also":[247],"experimentally":[248],"study":[249],"impact":[251],"on-chip-variation-derates":[253],"approach":[256],"terms":[258],"metric":[262],"overhead.":[267]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}