{"id":"https://openalex.org/W2163262984","doi":"https://doi.org/10.1109/tcad.2014.2387827","title":"Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs","display_name":"Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs","publication_year":2015,"publication_date":"2015-01-06","ids":{"openalex":"https://openalex.org/W2163262984","doi":"https://doi.org/10.1109/tcad.2014.2387827","mag":"2163262984"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2387827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2387827","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055630366","display_name":"Shreepad Panth","orcid":"https://orcid.org/0000-0001-6296-8453"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shreepad Panth","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kambiz Samadi","raw_affiliation_strings":["Qualcomm Research, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Research, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058197553","display_name":"Yang Du","orcid":"https://orcid.org/0000-0003-2254-778X"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yang Du","raw_affiliation_strings":["Qualcomm Research, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Research, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055630366"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":3.5512,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.93305284,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"34","issue":"4","first_page":"540","last_page":"553"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6916924118995667},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6454270482063293},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6424729824066162},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5613491535186768},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.47160324454307556},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4338442087173462},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42200490832328796},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4115999937057495},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4092344045639038},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33724385499954224},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24692150950431824},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1364852488040924}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6916924118995667},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6454270482063293},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6424729824066162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5613491535186768},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.47160324454307556},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4338442087173462},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42200490832328796},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4115999937057495},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4092344045639038},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33724385499954224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24692150950431824},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1364852488040924},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2014.2387827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2387827","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320308258","display_name":"Qualcomm","ror":"https://ror.org/002zrf773"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1981823766","https://openalex.org/W2021910166","https://openalex.org/W2064922498","https://openalex.org/W2068284571","https://openalex.org/W2072175262","https://openalex.org/W2089979174","https://openalex.org/W2095117703","https://openalex.org/W2099184857","https://openalex.org/W2110809509","https://openalex.org/W2117278010","https://openalex.org/W2120129706","https://openalex.org/W2125831674","https://openalex.org/W2131193257","https://openalex.org/W2141185123","https://openalex.org/W2144642377","https://openalex.org/W2157629140","https://openalex.org/W2161129061","https://openalex.org/W2163608025","https://openalex.org/W2167841124","https://openalex.org/W2170052777","https://openalex.org/W2178255440","https://openalex.org/W3139550494","https://openalex.org/W3140720939","https://openalex.org/W3145272032","https://openalex.org/W4236269389","https://openalex.org/W4246766117"],"related_works":["https://openalex.org/W2127180614","https://openalex.org/W2016970881","https://openalex.org/W4235531327","https://openalex.org/W1603115038","https://openalex.org/W2117492357","https://openalex.org/W1964344619","https://openalex.org/W2163233359","https://openalex.org/W4249446840","https://openalex.org/W2097998432","https://openalex.org/W4238466892"],"abstract_inverted_index":{"Monolithic":[0],"3D":[1],"(M3D)":[2],"is":[3,12,39],"an":[4,101],"emerging":[5],"technology":[6],"that":[7,18,27,58,105],"enables":[8],"integration":[9],"density":[10],"which":[11],"orders":[13],"of":[14,62,84],"magnitude":[15],"higher":[16],"than":[17],"offered":[19],"by":[20,108,127],"through-silicon-vias.":[21],"In":[22],"this":[23],"paper,":[24],"we":[25],"demonstrate":[26,66],"a":[28,35,50,89,136],"modified":[29],"2D":[30,70],"placement":[31,45],"technique":[32,117],"coupled":[33],"with":[34,158],"post-placement":[36],"partitioning":[37],"step":[38],"sufficient":[40],"to":[41,99,114,129,140],"produce":[42],"high-quality":[43],"M3D":[44,63,78,94,138],"solutions.":[46],"We":[47,65,87],"also":[48],"present":[49],"commercial":[51],"router-based":[52],"monolithic":[53],"intertier":[54],"via":[55],"insertion":[56],"methodology":[57],"improves":[59],"the":[60,72,119,123],"routability":[61,107],"ICs.":[64],"that,":[67],"unlike":[68],"in":[69,77,148],"ICs,":[71,95],"routing":[73,90],"supply":[74],"and":[75,96,122,131,145,151],"demand":[76,91,110],"ICs":[79],"are":[80],"not":[81],"completely":[82],"independent":[83],"each":[85],"other.":[86],"develop":[88,100],"model":[92],"for":[93],"use":[97],"it":[98],"O(N)":[102],"min-overflow":[103],"partitioner":[104],"enhances":[106],"off-loading":[109],"from":[111],"one":[112],"tier":[113],"another.":[115],"This":[116,134],"reduces":[118],"routed":[120,149],"wirelength":[121,150],"power":[124,152],"delay":[125,153],"product":[126,154],"up":[128],"7.44%":[130],"4.31%,":[132],"respectively.":[133],"allows":[135],"two-tier":[137],"IC":[139],"achieve,":[141],"on":[142],"average,":[143],"19.9%":[144],"11.8%":[146],"improvement":[147],"over":[155],"2D,":[156],"even":[157],"reduced":[159],"metal":[160],"layer":[161],"usage.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}