{"id":"https://openalex.org/W2046328375","doi":"https://doi.org/10.1109/tcad.2014.2376987","title":"FEATS: Framework for Explorative Analog Topology Synthesis","display_name":"FEATS: Framework for Explorative Analog Topology Synthesis","publication_year":2014,"publication_date":"2014-12-09","ids":{"openalex":"https://openalex.org/W2046328375","doi":"https://doi.org/10.1109/tcad.2014.2376987","mag":"2046328375"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2376987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2376987","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://publikationen.ub.uni-frankfurt.de/files/44420/Meissner_Dissertation.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017152441","display_name":"Markus Mei\u00dfner","orcid":"https://orcid.org/0000-0002-5630-587X"},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Meissner","raw_affiliation_strings":["Institute for Computer Science, Goethe University Frankfurt, Frankfurt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Goethe University Frankfurt, Frankfurt, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038049766","display_name":"Lars Hedrich","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Hedrich","raw_affiliation_strings":["Institute for Computer Science, Goethe University Frankfurt, Frankfurt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Goethe University Frankfurt, Frankfurt, Germany","institution_ids":["https://openalex.org/I114090438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5552,"has_fulltext":true,"cited_by_count":84,"citation_normalized_percentile":{"value":0.90603986,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"34","issue":"2","first_page":"213","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7253022193908691},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6183943152427673},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5606637597084045},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5395722389221191},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5226642489433289},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5164197087287903},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4963260293006897},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.43307697772979736},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4189058542251587},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41710129380226135},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.41113120317459106},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37592795491218567},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3650169372558594},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3364277184009552},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.3333553075790405},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1956973373889923},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16125118732452393},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1451583206653595},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1335483193397522},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12475720047950745},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09040680527687073}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7253022193908691},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6183943152427673},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5606637597084045},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5395722389221191},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5226642489433289},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5164197087287903},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4963260293006897},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.43307697772979736},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4189058542251587},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41710129380226135},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.41113120317459106},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37592795491218567},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3650169372558594},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3364277184009552},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.3333553075790405},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1956973373889923},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16125118732452393},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1451583206653595},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1335483193397522},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12475720047950745},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09040680527687073},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2014.2376987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2376987","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:publikationen.ub.uni-frankfurt.de:44420","is_oa":true,"landing_page_url":"http://publikationen.ub.uni-frankfurt.de/frontdoor/index/index/docId/44420","pdf_url":"http://publikationen.ub.uni-frankfurt.de/files/44420/Meissner_Dissertation.pdf","source":{"id":"https://openalex.org/S4306400432","display_name":"Publication Server of Goethe University Frankfurt am Main (Goethe University Frankfurt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I114090438","host_organization_name":"Goethe University Frankfurt","host_organization_lineage":["https://openalex.org/I114090438"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"doctoralthesis"}],"best_oa_location":{"id":"pmh:oai:publikationen.ub.uni-frankfurt.de:44420","is_oa":true,"landing_page_url":"http://publikationen.ub.uni-frankfurt.de/frontdoor/index/index/docId/44420","pdf_url":"http://publikationen.ub.uni-frankfurt.de/files/44420/Meissner_Dissertation.pdf","source":{"id":"https://openalex.org/S4306400432","display_name":"Publication Server of Goethe University Frankfurt am Main (Goethe University Frankfurt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I114090438","host_organization_name":"Goethe University Frankfurt","host_organization_lineage":["https://openalex.org/I114090438"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"doctoralthesis"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.7300000190734863,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2046328375.pdf","grobid_xml":"https://content.openalex.org/works/W2046328375.grobid-xml"},"referenced_works_count":40,"referenced_works":["https://openalex.org/W152524914","https://openalex.org/W646198049","https://openalex.org/W1566916904","https://openalex.org/W1601764037","https://openalex.org/W1890013361","https://openalex.org/W1964816141","https://openalex.org/W1982321165","https://openalex.org/W1992123139","https://openalex.org/W1999357165","https://openalex.org/W2015105542","https://openalex.org/W2023347947","https://openalex.org/W2045539242","https://openalex.org/W2050563754","https://openalex.org/W2051394218","https://openalex.org/W2082824470","https://openalex.org/W2095730896","https://openalex.org/W2096249093","https://openalex.org/W2096255496","https://openalex.org/W2099549006","https://openalex.org/W2102933388","https://openalex.org/W2106561609","https://openalex.org/W2108622765","https://openalex.org/W2120889849","https://openalex.org/W2126428215","https://openalex.org/W2134152592","https://openalex.org/W2137033438","https://openalex.org/W2141776905","https://openalex.org/W2147352687","https://openalex.org/W2153345224","https://openalex.org/W2156349355","https://openalex.org/W2170873330","https://openalex.org/W2754972489","https://openalex.org/W3011402406","https://openalex.org/W3143206555","https://openalex.org/W3148393872","https://openalex.org/W4243066171","https://openalex.org/W4255743976","https://openalex.org/W6682771907","https://openalex.org/W6744439240","https://openalex.org/W6775234243"],"related_works":["https://openalex.org/W2383563100","https://openalex.org/W2393658466","https://openalex.org/W4248234938","https://openalex.org/W1981084410","https://openalex.org/W2078506771","https://openalex.org/W2914442136","https://openalex.org/W2368652795","https://openalex.org/W2391880898","https://openalex.org/W2744948163","https://openalex.org/W2126983197"],"abstract_inverted_index":{"This":[0,56],"paper":[1],"proposes":[2],"a":[3,91,103,129],"new":[4],"methodology":[5],"for":[6],"automated":[7],"analog":[8,19,76],"circuit":[9,28,54,77,84],"synthesis,":[10],"aiming":[11],"to":[12,26,45,64,74,79,108],"address":[13],"the":[14,31,34,38,42,59,66,80,114,121,136,142,149],"challenges":[15],"known":[16],"from":[17],"other":[18],"synthesis":[20,46,143],"approaches:":[21],"unsatisfactory":[22],"time":[23],"predictability":[24],"due":[25],"stochastic-driven":[27],"generation":[29,85],"methods,":[30],"dereliction":[32],"of":[33,106,113,126,141,151],"creative":[35,70],"part":[36],"during":[37],"design":[39,78],"process,":[40],"and":[41,62,69,139,147],"inflexibility":[43],"leading":[44],"tools,":[47],"which":[48,89,101],"mostly":[49],"only":[50],"handle":[51],"just":[52],"one":[53,112],"class.":[55],"contribution":[57],"presents":[58],"underlying":[60],"concepts":[61],"ideas":[63],"provide":[65],"predictability,":[67],"flexibility,":[68],"freedom":[71],"in":[72,128,145,148],"order":[73],"elevate":[75],"next":[81],"step.":[82],"A":[83],"algorithm":[86,98,122],"is":[87,99],"presented,":[88],"allows":[90],"full":[92],"design-space":[93],"exploration.":[94],"Furthermore,":[95],"an":[96],"isomorphism":[97],"developed,":[100],"reduces":[102],"given":[104],"set":[105],"circuits":[107,127],"its":[109],"unique":[110],"being":[111],"first":[115],"methodologies":[116],"addressing":[117],"this":[118],"issue.":[119],"Thus,":[120],"handles":[123],"vast":[124],"amounts":[125],"very":[130],"efficient":[131],"manner.":[132],"The":[133],"results":[134],"demonstrate":[135],"claimed":[137],"feasibility":[138],"applicability":[140],"framework":[144],"general":[146],"context":[150],"system":[152],"design.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":16},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}