{"id":"https://openalex.org/W2003983586","doi":"https://doi.org/10.1109/tcad.2014.2365094","title":"A Formal Method for Optimal High-Level Casting of Heterogeneous Fixed-Point Adders and Subtractors","display_name":"A Formal Method for Optimal High-Level Casting of Heterogeneous Fixed-Point Adders and Subtractors","publication_year":2014,"publication_date":"2014-10-24","ids":{"openalex":"https://openalex.org/W2003983586","doi":"https://doi.org/10.1109/tcad.2014.2365094","mag":"2003983586"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2014.2365094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2365094","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108117210","display_name":"Roberto Sierra","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Roberto Sierra","raw_affiliation_strings":["Electrical Engineering Department, Technical University of Madrid, Madrid, Spain","Electrical Engineering DepartmentEscuela T\u00e9cnica Superior de Ingenieros de Telecomunicaci\u00f3n, Technical University of Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Technical University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]},{"raw_affiliation_string":"Electrical Engineering DepartmentEscuela T\u00e9cnica Superior de Ingenieros de Telecomunicaci\u00f3n, Technical University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078746692","display_name":"Carlos Carreras","orcid":"https://orcid.org/0000-0002-1594-5635"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Carreras","raw_affiliation_strings":["Electrical Engineering Department, Technical University of Madrid, Madrid, Spain","Electrical Engineering DepartmentEscuela T\u00e9cnica Superior de Ingenieros de Telecomunicaci\u00f3n, Technical University of Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Technical University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]},{"raw_affiliation_string":"Electrical Engineering DepartmentEscuela T\u00e9cnica Superior de Ingenieros de Telecomunicaci\u00f3n, Technical University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063380020","display_name":"Gabriel Caffarena","orcid":"https://orcid.org/0000-0002-2902-3869"},"institutions":[{"id":"https://openalex.org/I118091203","display_name":"Universidad San Pablo CEU","ror":"https://ror.org/00tvate34","country_code":"ES","type":"education","lineage":["https://openalex.org/I118091203","https://openalex.org/I2801318690"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gabriel Caffarena","raw_affiliation_strings":["Department of Information Technologies, University CEU-San Pablo, Madrid, Spain","Department of Information TechnologiesEscuela Polit\u00e9cnia Superior, University CEU-San Pablo, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Information Technologies, University CEU-San Pablo, Madrid, Spain","institution_ids":["https://openalex.org/I118091203"]},{"raw_affiliation_string":"Department of Information TechnologiesEscuela Polit\u00e9cnia Superior, University CEU-San Pablo, Madrid, Spain","institution_ids":["https://openalex.org/I118091203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113561504","display_name":"Carlos A. Lopez Bario","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos A. Lopez Bario","raw_affiliation_strings":["Electrical Engineering Department, Technical University of Madrid, Madrid, Spain","Electrical Engineering DepartmentEscuela T\u00e9cnica Superior de Ingenieros de Telecomunicaci\u00f3n, Technical University of Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Technical University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]},{"raw_affiliation_string":"Electrical Engineering DepartmentEscuela T\u00e9cnica Superior de Ingenieros de Telecomunicaci\u00f3n, Technical University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108117210"],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":null,"apc_paid":null,"fwci":1.94026958,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.87693087,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"34","issue":"1","first_page":"52","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8674302101135254},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6923749446868896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6921817064285278},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.6479746699333191},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47219833731651306},{"id":"https://openalex.org/keywords/fixed-point","display_name":"Fixed point","score":0.4444018304347992},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42087897658348083},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3428534269332886},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.33948177099227905},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33553072810173035},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21153688430786133},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1874132752418518},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.17476415634155273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1276010274887085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09137594699859619}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8674302101135254},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6923749446868896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6921817064285278},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.6479746699333191},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47219833731651306},{"id":"https://openalex.org/C61445026","wikidata":"https://www.wikidata.org/wiki/Q217608","display_name":"Fixed point","level":2,"score":0.4444018304347992},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42087897658348083},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3428534269332886},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.33948177099227905},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33553072810173035},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21153688430786133},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1874132752418518},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17476415634155273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1276010274887085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09137594699859619},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2014.2365094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2014.2365094","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4092276661","display_name":null,"funder_award_id":"TEC2009-14219-C03-02","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W198483250","https://openalex.org/W1538172314","https://openalex.org/W1578458555","https://openalex.org/W1587217691","https://openalex.org/W1594843402","https://openalex.org/W1836138758","https://openalex.org/W1986740709","https://openalex.org/W2001254103","https://openalex.org/W2005591775","https://openalex.org/W2037139354","https://openalex.org/W2043168911","https://openalex.org/W2058821752","https://openalex.org/W2069927816","https://openalex.org/W2081369038","https://openalex.org/W2094917740","https://openalex.org/W2096059450","https://openalex.org/W2109573698","https://openalex.org/W2112324995","https://openalex.org/W2114696889","https://openalex.org/W2122218867","https://openalex.org/W2139874340","https://openalex.org/W2146471606","https://openalex.org/W2153316377","https://openalex.org/W2166029537","https://openalex.org/W3145632036","https://openalex.org/W4210673018","https://openalex.org/W4211076402","https://openalex.org/W4237025662","https://openalex.org/W6674084420","https://openalex.org/W6674623131"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W2159022270","https://openalex.org/W282396022","https://openalex.org/W2507786429","https://openalex.org/W2210370345","https://openalex.org/W4285464654"],"abstract_inverted_index":{"Fixed-point":[0],"arithmetic":[1],"datapaths":[2],"with":[3],"heterogeneous":[4],"scaling":[5],"and":[6,20,33,64,79],"wordlengths":[7],"are":[8,89],"commonplace":[9],"in":[10,54],"resource,":[11],"latency,":[12],"or":[13],"power":[14],"constrained":[15],"designs.":[16],"This":[17],"paper":[18],"describes":[19],"proves":[21],"correct":[22],"a":[23,59,80],"formal":[24],"method":[25,88],"for":[26,39,51],"accurate":[27,42],"high-level":[28,52,63],"casting":[29],"of":[30,44,73,86],"optimal":[31],"adders":[32],"subtractors.":[34],"The":[35],"proposed":[36],"approach":[37,75],"allows":[38],"an":[40],"early":[41],"estimation":[43],"resource":[45,77],"usage":[46],"which":[47],"is":[48,67],"then":[49],"available":[50],"decision-taking":[53],"the":[55,71,74,83,87],"design":[56],"flow.":[57],"As":[58],"result,":[60],"decoupling":[61],"between":[62],"low-level":[65],"synthesis":[66],"achieved.":[68],"Results":[69],"concerning":[70],"impact":[72],"on":[76,82],"estimates":[78],"discussion":[81],"wide":[84],"applicability":[85],"presented.":[90]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}